Data storage device and data processing method

    公开(公告)号:US20210374294A1

    公开(公告)日:2021-12-02

    申请号:US17329175

    申请日:2021-05-25

    Inventor: Shen-Ting Chiu

    Abstract: A memory controller coupled to a memory device and configured to control access operations of the memory device includes a data protection engine and a microprocessor. The data protection engine is configured to generate protection information according to data received from a host device. The microprocessor is configured to detect a status of the memory device in response to one or more write operations for writing the data to the memory device, determine whether a portion of the data has to be excluded when generating the protection information corresponding to the data according to the status and accordingly generate a determination result, and store the protection information and the determination result together in the memory device. The determination result indicates which portion of the data is utilized to generate the protection information.

    Data storage device with production state awareness and non-volatile memory operating method with production state awareness

    公开(公告)号:US10459837B2

    公开(公告)日:2019-10-29

    申请号:US15853429

    申请日:2017-12-22

    Inventor: Shen-Ting Chiu

    Abstract: A data-downloading technique for a data storage device before soldering the data storage device into a product. The data storage device uses a flash memory to provide first-type blocks (using single level cells) and second-type blocks (using multi-level cells). Before soldering the data storage device onto a printed circuit board, a controller of the data storage device allocates the first-type blocks to store data from a host. When the allocated number of first-type blocks reaches an upper limit, the controller changes to allocate the second-type blocks to store data from the host. When detecting that the controller has changed to allocate the flash memory to provide the second-type blocks to receive data from the host, the controller returns a fail message to the host to indicate unreliable write operations prior to soldering.

    Memory System and Memory-Control Method with a Programming Status
    15.
    发明申请
    Memory System and Memory-Control Method with a Programming Status 审中-公开
    具有编程状态的存储器系统和存储器控制方法

    公开(公告)号:US20160217067A1

    公开(公告)日:2016-07-28

    申请号:US14604358

    申请日:2015-01-23

    Inventor: Shen-Ting Chiu

    Abstract: A memory system with a programming status is provided. The memory includes at least one first memory, at least one second memory and a controller. Each of the at least one first memory includes a plurality of memory regions to store data. Each of the at least one second memory includes a plurality of memory regions for programming the data from the at least one first memory. The controller is coupled to the second memory and utilized to record a programming status of the data. Whether the programming is successful or not is checked when the at least one first memory or the at least one second memory is going to be implemented by inquiring the programming status, and the at least one first memory stores the data until the programming is checked to be successful.

    Abstract translation: 提供了具有编程状态的存储器系统。 存储器包括至少一个第一存储器,至少一个第二存储器和控制器。 所述至少一个第一存储器中的每一个包括用于存储数据的多个存储区域。 所述至少一个第二存储器中的每一个包括用于对来自所述至少一个第一存储器的数据进行编程的多个存储器区域。 控制器耦合到第二存储器并用于记录数据的编程状态。 当要通过查询编程状态来实现至少一个第一存储器或至少一个第二存储器时,检查编程是否成功,并且至少一个第一存储器存储数据,直到编程被检查为 成功的。

    Data Storage Device and Operating Method
    16.
    发明申请
    Data Storage Device and Operating Method 有权
    数据存储设备和操作方法

    公开(公告)号:US20160132253A1

    公开(公告)日:2016-05-12

    申请号:US14537551

    申请日:2014-11-10

    Inventor: Shen-Ting Chiu

    Abstract: A data storage device includes a FLASH memory and a controller. The FLASH memory includes a plurality of blocks wherein each of the blocks includes a plurality of pages. The controller is coupled to the FLASH memory and utilized to execute a garbage-collection process on the FLASH memory according to a number of spare blocks in the FLASH memory and a number of inefficient blocks where most of the pages are spare in the FLASH memory. The garbage-collection process is utilized for merging at least two inefficient blocks to release at least one spare block from the inefficient blocks.

    Abstract translation: 数据存储装置包括闪速存储器和控制器。 闪存存储器包括多个块,其中每个块包括多个页。 控制器耦合到FLASH存储器,用于根据FLASH存储器中的多个备用块和FLASH存储器中大部分页面备用的多个低效块来在FLASH存储器上执行垃圾收集过程。 垃圾收集过程用于合并至少两个无效的块以从低效块中释放至少一个备用块。

    Method and non-transitory computer-readable storage medium and apparatus for executing host write commands

    公开(公告)号:US12271632B2

    公开(公告)日:2025-04-08

    申请号:US18383239

    申请日:2023-10-24

    Inventor: Shen-Ting Chiu

    Abstract: The invention relates to a method, a non-transitory computer-readable storage medium and an apparatus for executing host write commands. The method performed by a processing unit includes: providing a sequential-write command queue (SCQ), a random-write command queue (RCQ) and a mark queue; when a specific condition is met, obtaining a first logical address range carried in the conflicting sequential write command and second logical address ranges carried in the sequential write commands earlier than the conflicting sequential write command from the SCQ, and/or a third logical address range carried in the conflicting random write command and fourth logical address ranges carried in the random write commands earlier than the conflicting random write command from the RCQ according to content of the record; reading user data of the first logical address range from a first address of the RAM and user data of the second logical address ranges from second addresses of the RAM, and/or user data of the third logical address range from a third address of the RAM and user data of the fourth logical address ranges from fourth addresses of the RAM; and programming the user data of the first logical address range and the second logical address ranges, and/or the user data of the third logical address range and the fourth logical address ranges into the flash module.

    Method and non-transitory computer-readable storage medium and apparatus for programming data into flash memory through dedicated acceleration hardware

    公开(公告)号:US11972150B2

    公开(公告)日:2024-04-30

    申请号:US17879205

    申请日:2022-08-02

    Inventor: Shen-Ting Chiu

    CPC classification number: G06F3/0659 G06F3/0619 G06F3/0631 G06F3/0689

    Abstract: The invention relates to a method, a non-transitory computer-readable storage medium and an apparatus for programming data into flash memory. The method includes: generating a front-end parameter set, a mid-end parameter set and a back-end parameter set for each data-programming transaction; transmitting the front-end parameter set of each data-programming transaction to a routing engine, thereby enabling the routing engine to drive a host interface (I/F) to obtain from the host side; transmitting the mid-end parameter set of each data-programming transaction to an accelerator, thereby enabling the accelerator to drive the RAID engine to encrypt raw data or generate parity-page data according to multiple pages of the raw data; and transmitting the back-end parameter set of each data-programming transaction to the accelerator, thereby enabling the accelerator to drive a data access engine to program source data into a designated physical address of a flash module.

Patent Agency Ranking