利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

58 条记录 (耗时 0.047 秒)

    Keypad assembly for use on a contoured surface of a mobile computing device
    11.
    发明授权
    Keypad assembly for use on a contoured surface of a mobile computing device 有权
    在移动计算设备的轮廓表面上使用的键盘组件

    公开(公告)号：US08989822B2

    公开(公告)日：2015-03-24

    申请号：US11530278

    申请日：2006-09-08

    申请人： Stephen Lee ,  Troy Hulick ,  Mark Babella

    发明人： Stephen Lee ,  Troy Hulick ,  Mark Babella

    IPC分类号： H04M1/00 ,  H04M1/23 ,  G06F1/16

    CPC分类号： H04M1/23 ,  G06F1/1626 ,  G06F1/1662 ,  G06F1/1671

    摘要： A mobile computing device is provided that includes a housing, a display screen, and a keypad. The housing includes a front face having a portion that has a contour. The contour may be is inwardly directed and be defined by at least a first gradient direction. The display screen is provided with the front face, apart from the portion that has the contour. The keypad includes a plurality of keycaps that extend outward from the front face. The keypad may be provided only on an occupied region of the portion of the front face that has the contour. A maximum angle formed by the occupied region of the front face relative to a horizontal reference that is coplanar with the display screen is greater than 20 degrees.

    摘要翻译： 提供了一种包括壳体，显示屏和小键盘的移动计算设备。 壳体包括具有轮廓部分的前表面。 轮廓可以是向内指向的并且由至少第一梯度方向限定。 除了具有轮廓的部分之外，显示屏设置有前表面。 键盘包括从前表面向外延伸的多个键帽。 键盘可以仅设置在具有轮廓的正面部分的占用区域上。 由前表面的占用区域相对于与显示屏共面的水平基准形成的最大角度大于20度。

    SYSTEMS AND METHODS FOR CONTROL OF INTEGRATED CIRCUITS COMPRISING BODY BIASING SYSTEMS
    13.
    发明申请
    SYSTEMS AND METHODS FOR CONTROL OF INTEGRATED CIRCUITS COMPRISING BODY BIASING SYSTEMS 有权
    用于控制包含身体偏心系统的集成电路的系统和方法

    公开(公告)号：US20100077233A1

    公开(公告)日：2010-03-25

    申请号：US12410249

    申请日：2009-03-24

    申请人： Kleanthes G. Koniaris ,  Stephen Lee ,  Mark Hennecke

    发明人： Kleanthes G. Koniaris ,  Stephen Lee ,  Mark Hennecke

    IPC分类号： G06F1/26

    CPC分类号： G06F1/3203 ,  G06F1/3231 ,  Y02D10/173

    摘要： Systems and methods for control of integrated circuits comprising body-biasing systems. In accordance with a first embodiment of the present invention, a desirable power condition of a computer system comprising a microprocessor is determined. Body biasing voltage information corresponding to the power condition is accessed. A voltage supply coupled to a body terminal of the microprocessor is commanded to generate a voltage corresponding to the body biasing voltage information corresponding to the power condition.

    摘要翻译： 包括主体偏置系统的集成电路的控制系统和方法。 根据本发明的第一实施例，确定包括微处理器的计算机系统的期望功率条件。 访问与功率条件相对应的主体偏置电压信息。 命令耦合到微处理器的主体端子的电压源产生对应于与电源状态对应的主体偏置电压信息的电压。

    System and method for refreshing a DRAM device
    17.
    发明授权
    System and method for refreshing a DRAM device 有权
    用于刷新DRAM设备的系统和方法

    公开(公告)号：US07292490B1

    公开(公告)日：2007-11-06

    申请号：US11223194

    申请日：2005-09-08

    申请人： Lee-Lean Shu ,  Stephen Lee

    发明人： Lee-Lean Shu ,  Stephen Lee

    IPC分类号： G11C7/00

    CPC分类号： G11C11/406 ,  G11C11/40603 ,  G11C11/40611

    摘要： The present invention provides a system and method for refreshing a DRAM device without interrupting or inhibiting read and write operations of the DRAM device. The system may includes refresh control circuitry that selectively generates requests to perform refresh operations and a refresh address counter that is coupled to the refresh control circuitry and that generates a refresh address in response to receiving a refresh request. The refresh address corresponds to a word line of the DRAM array to be refreshed. Address control and switching circuitry may be coupled to the refresh control circuitry. The address control and switching circuitry selectively transmits read/write addresses and refresh addresses to the DRAM array, in order to perform refresh operations on the DRAM array without inhibiting read and write operations.

    摘要翻译： 本发明提供了一种用于刷新DRAM器件而不中断或禁止DRAM器件的读和写操作的系统和方法。 系统可以包括选择性地产生执行刷新操作的请求的刷新控制电路和耦合到刷新控制电路的刷新地址计数器，并且响应于接收到刷新请求而产生刷新地址。 刷新地址对应于要刷新的DRAM阵列的字线。 地址控制和切换电路可以耦合到刷新控制电路。 地址控制和切换电路选择性地将读/写地址和刷新地址发送到DRAM阵列，以便对DRAM阵列执行刷新操作，而不会妨碍读和写操作。

    Seamless Air Traffic Control (ATC) Datalink Transfers
    18.
    发明申请
    Seamless Air Traffic Control (ATC) Datalink Transfers 有权
    无缝空中交通管制（ATC）数据链路传输

    公开(公告)号：US20070126621A1

    公开(公告)日：2007-06-07

    申请号：US11552066

    申请日：2006-10-23

    申请人： Gordon Sandell ,  Stephen Lee

    发明人： Gordon Sandell ,  Stephen Lee

    IPC分类号： G01S13/00 ,  G06F19/00 ,  G06G7/76 ,  G08B21/00

    CPC分类号： G08G5/0082 ,  G08G5/0013

    摘要： Systems and methods for automatically transferring control from one air traffic control (ATC) center that uses one ATC data link standard to another ATC center that uses a different ATC data link standard are disclosed. In one embodiment, the system includes a receiver component configured to receive at least a new air traffic control center designation message from an original air traffic control center through an active connection, an identifier component configured to determine a data link standard of a new air traffic control center from the message, a logon component to log the aircraft into the new center. The system further includes a connection component to establish an inactive connection with the new air traffic control center, a confirmation component to confirm the inactive connection, and a switch component to terminate the active connection and activate the inactive connection.

    摘要翻译： 公开了一种将一个ATC数据链路标准的一个空中交通管制（ATC）中心的控制自动传送到另一个使用不同ATC数据链路标准的ATC中心的系统和方法。 在一个实施例中，系统包括被配置为通过主动连接从原始空中交通管制中心接收至少一个新的空中交通管制中心指定消息的接收机组件，被配置为确定新空中交通管理的数据链路标准的标识符组件 控制中心从消息中，登录组件将飞机记录到新的中心。 系统还包括连接组件以建立与新的空中交通管制中心的无效连接，用于确认非活动连接的确认组件以及终止主动连接并激活非活动连接的交换机组件。

    Data coherent logic for an SRAM device
    19.
    发明授权
    Data coherent logic for an SRAM device 有权
    SRAM器件的数据相干逻辑

    公开(公告)号：US06762973B2

    公开(公告)日：2004-07-13

    申请号：US10322215

    申请日：2002-12-17

    申请人： Lee-Lean Shu ,  Chenming W. Tung ,  Stephen Lee

    发明人： Lee-Lean Shu ,  Chenming W. Tung ,  Stephen Lee

    IPC分类号： G11C1300

    CPC分类号： G11C7/22 ,  G11C2207/2281 ,  G11C2207/229

    摘要： The present invention provides data coherent logic for an SRAM device. The present invention utilizes a data strobe signal and an output strobe signal to control data written into and read out of the. SRAM device from an input/output pad. Data coherent logic is designed to resolve timing conflicts between the data and output strobe signals. The logic selectively delays the output strobe signal when a match occurs for data requested in a read operation immediately following a write operation. The delay allows sufficient time for the data to be registered and selected before being outputted from the device.

    摘要翻译： 本发明为SRAM器件提供数据相干逻辑。 本发明利用数据选通信号和输出选通信号来控制写入和读出的数据。 来自输入/输出板的SRAM器件。 数据相干逻辑被设计为解决数据和输出选通信号之间的时序冲突。 当在写入操作之后紧接着的读取操作中请求的数据发生匹配时，逻辑选择性地延迟输出选通信号。 该延迟允许在从设备输出之前注册和选择数据的足够的时间。

    Method and apparatus for restricting radio access to a system
    20.
    发明授权
    Method and apparatus for restricting radio access to a system 有权
    限制对系统的无线电接入的方法和装置

    公开(公告)号：US08914699B2

    公开(公告)日：2014-12-16

    申请号：US13459882

    申请日：2012-04-30

    申请人： Satyanarayan R. Panpaliya ,  Thomas B. Bohn ,  Dipendra M. Chowdhary ,  David G. Wiatrowski ,  Zhijun Zhu ,  Stephen Lee ,  Grace Zhong ,  Rui Yang

    发明人： Satyanarayan R. Panpaliya ,  Thomas B. Bohn ,  Dipendra M. Chowdhary ,  David G. Wiatrowski ,  Zhijun Zhu ,  Stephen Lee ,  Grace Zhong ,  Rui Yang

    IPC分类号： H03M13/00 ,  H04L1/00 ,  H03M13/13 ,  H04N21/6375

    CPC分类号： H04L1/0061 ,  H03M13/13 ,  H04N21/6375

    摘要： A first subscriber unit (SU) operating in a two-way radio frequency (RF) communications system having at least one fixed terminal, one or more channels, and a plurality of subscriber units, generates a first burst of data for transmission to the at least one fixed terminal. The first SU calculates a cyclic redundancy check (CRC) or checksum value over (i) at least a first portion of the first burst of data and (ii) at least a portion of a first private data. The first SU transmits the first burst of data and the calculated CRC/checksum value, but not the first private data, to the at least one fixed terminal. The fixed terminal then calculates its own CRC/checksum over the received burst and its own copy of the first private data, and compares the result with the received CRC/checksum. The fixed terminal authenticates the received burst if the values match.

    摘要翻译： 在具有至少一个固定终端，一个或多个信道和多个用户单元的双向射频（RF）通信系统中操作的第一用户单元（SU）生成第一数据突发以传输到 至少一个固定终端。 第一SU在（i）第一数据突发的至少第一部分和（ii）至少一部分第一私有数据之后计算循环冗余校验（CRC）或校验和值。 第一SU将第一个数据突发和计算的CRC /校验和值发送到至少一个固定终端，而不是第一私有数据。 然后，固定终端在接收的脉冲串及其自己的第一私人数据的副本上计算其自己的CRC /校验和，并将结果与​​接收的CRC /校验和进行比较。 如果值匹配，则固定终端对接收到的突发进行认证。