-
公开(公告)号:US20220209648A1
公开(公告)日:2022-06-30
申请号:US17137446
申请日:2020-12-30
Applicant: Texas Instruments Incorporated
Inventor: Venkatesh Wadeyar , Vikas Lakhanpal , Preetam Charan Anand Tadeparthy
Abstract: In described examples, a controller includes a converter. The converter generates a first signal responsive to an input signal. A summing block is coupled to the converter. The summing block receives the first signal and generates a second signal. A limiter is coupled to the summing block and generates a third signal responsive to the second signal and a code signal. A logic block generates a target signal responsive to the third signal. The third signal transitions to an intermediate level at a first slew rate and the third signal transitions from the intermediate level to the target signal at a second slew rate.
-
公开(公告)号:US11283935B2
公开(公告)日:2022-03-22
申请号:US16730776
申请日:2019-12-30
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Shobhit Singhal , Vikas Lakhanpal , Preetam Tadeparthy
Abstract: Aspects of the disclosure provide for a circuit, in some examples, including a storage element, a co-processor, and a telemetry sequencer coupled to the storage element and the co-processor. The telemetry sequencer is configured to implement a digital state machine to receive configuration information indicating a type of telemetry data for generation, retrieve operations and operands, where the operations and the operands define a sequential series of actions for execution to generate the telemetry data, drive the co-processor with the operations and the operands by passing some of the operations and some of the operands to the co-processor for processing by the co-processor, receive, from the co-processor, and store an intermediate output of the series of actions as the telemetry data in a first format, and receive, from the co-processor, and store a final output of the series of actions as the telemetry data in a second format.
-
公开(公告)号:US10996256B2
公开(公告)日:2021-05-04
申请号:US16919485
申请日:2020-07-02
Applicant: Texas Instruments Incorporated
Inventor: Sudeep Banerji , Dattatreya Baragur Suryanarayana , Vikram Gakhar , Preetam Tadeparthy , Vikas Lakhanpal , Muthusubramanian Venkateswaran , Vishnuvardhan Reddy J
Abstract: A current detection system includes an inductor and a detection circuit coupled across the inductor. The inductor is configured to receive an input signal that includes an input current and generate a voltage across the inductor. The current detection circuit includes a sensing network and a transconductance amplifier. The sensing network includes a capacitor and is configured to monitor a voltage across the inductor. The transconductance amplifier is configured to receive a differential voltage indicative of a voltage drop across the capacitor and output a differential output current proportional to the differential voltage.
-
公开(公告)号:US20210004072A1
公开(公告)日:2021-01-07
申请号:US16917423
申请日:2020-06-30
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Venkatesh Wadeyar , Vikas Lakhanpal , Preetam Charan Anand Tadeparthy
Abstract: In described examples, a voltage regulator includes a processor. A register bank is coupled to the processor. A logic block is coupled to the processor and to the register bank. The logic block receives frames. The processor programs the logic block and the register bank based on at least one of the frames.
-
公开(公告)号:US20200333390A1
公开(公告)日:2020-10-22
申请号:US16919485
申请日:2020-07-02
Applicant: Texas Instruments Incorporated
Inventor: Sudeep Banerji , Dattatreya Baragur Suryanarayana , Vikram Gakhar , Preetam Tadeparthy , Vikas Lakhanpal , Muthusubramanian Venkateswaran , Vishnuvardhan Reddy J
Abstract: A current detection system includes an inductor and a detection circuit coupled across the inductor. The inductor is configured to receive an input signal that includes an input current and generate a voltage across the inductor. The current detection circuit includes a sensing network and a transconductance amplifier. The sensing network includes a capacitor and is configured to monitor a voltage across the inductor. The transconductance amplifier is configured to receive a differential voltage indicative of a voltage drop across the capacitor and output a differential output current proportional to the differential voltage.
-
公开(公告)号:US20250062700A1
公开(公告)日:2025-02-20
申请号:US18451363
申请日:2023-08-17
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Mohamed Ahmed , Matthew Schurmann , Preetam Tadeparthy , Rohit Narula , Vikram Gakhar , Vikas Lakhanpal , Karthik Anyam , Rengang Chen
IPC: H02M7/537
Abstract: A power controller comprises a control loop configured to control timing of pulsed signals that activate phases of a coupled inductor voltage regulator based on current demand of a load circuit and comprises a transient detection circuit configured to determine a projected current through a compensation inductor of the coupled inductor voltage regulator based on a state of the phases and operating parameters of the coupled inductor voltage regulator. The transient detection circuit is configured to detect a transient in the current demand of the load circuit based on a variability in phase-to-phase overlap of the pulsed signals. Responsive to detecting the transient, the transient detection circuit is configured to apply a correction to the control loop that alters the timing of the pulsed signals based on the projected current through the compensation inductor.
-
公开(公告)号:US20240364221A1
公开(公告)日:2024-10-31
申请号:US18224818
申请日:2023-07-21
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Sreelakshmi Suresh , Preetam Tadeparthy , Vikas Lakhanpal , Vikram Gakhar
CPC classification number: H02M3/1584 , H02M1/0009 , H02M1/0025 , H02M3/157
Abstract: At least one example describes mechanisms to improve performance of a multiphase voltage regulator. In at least one example, an integrated circuit is provided which includes control circuitry coupled to a first power stage and a second power stage. The first power stage and a second power stage are coupled to an output power supply rail, wherein the control circuitry generates a first pulse width modulated signal for the first power stage and a second pulse width modulated signal for the second power stage. In at least one example, the control circuitry aligns rise and fall times of the first pulse width modulated signal and the second pulse width modulated signal based on an undershoot condition being detected on the output power supply rail.
-
公开(公告)号:US11700336B2
公开(公告)日:2023-07-11
申请号:US17592643
申请日:2022-02-04
Applicant: Texas Instruments Incorporated
Inventor: Shobhit Singhal , Vikas Lakhanpal , Preetam Tadeparthy
CPC classification number: H04M11/002 , A61N1/37252 , G01R19/12 , G06F9/3877
Abstract: Aspects of the disclosure provide for a circuit, in some examples, including a storage element, a co-processor, and a telemetry sequencer coupled to the storage element and the co-processor. The telemetry sequencer is configured to implement a digital state machine to receive configuration information indicating a type of telemetry data for generation, retrieve operations and operands, where the operations and the operands define a sequential series of actions for execution to generate the telemetry data, drive the co-processor with the operations and the operands by passing some of the operations and some of the operands to the co-processor for processing by the co-processor, receive, from the co-processor, and store an intermediate output of the series of actions as the telemetry data in a first format, and receive, from the co-processor, and store a final output of the series of actions as the telemetry data in a second format.
-
公开(公告)号:US10551859B2
公开(公告)日:2020-02-04
申请号:US15596864
申请日:2017-05-16
Applicant: Texas Instruments Incorporated
Inventor: Vikram Gakhar , Preetam Tadeparthy , Dattatreya Baragur Suryanarayana , Muthusubramanian Venkateswaran , Vikas Lakhanpal
IPC: G05F1/575
Abstract: In a described example, a method includes using a power supply, supplying an output voltage that varies in response to a reference voltage; detecting a voltage ramp in an input reference voltage; generating an offset voltage waveform; adding the offset voltage waveform to the input reference voltage to generate a second reference voltage; and using the second reference voltage, operating the power supply to supply the output voltage.
-
公开(公告)号:US20170336818A1
公开(公告)日:2017-11-23
申请号:US15596864
申请日:2017-05-16
Applicant: Texas Instruments Incorporated
Inventor: Vikram Gakhar , Preetam Tadeparthy , Dattatreya Baragur Suryanarayana , Muthusubramanian Venkateswaran , Vikas Lakhanpal
IPC: G05F1/575
CPC classification number: G05F1/575
Abstract: In a described example, a method includes using a power supply, supplying an output voltage that varies in response to a reference voltage; detecting a voltage ramp in an input reference voltage; generating an offset voltage waveform; adding the offset voltage waveform to the input reference voltage to generate a second reference voltage; and using the second reference voltage, operating the power supply to supply the output voltage.
-
-
-
-
-
-
-
-
-