公开(公告)号：US20090210656A1

公开(公告)日：2009-08-20

申请号：US12034084

申请日：2008-02-20

申请人： David S. Hutton ,  Khary J. Alexander ,  Fadi Y. Busaba ,  Bruce C. Giamei ,  John G. Rell, JR. ,  Eric M. Schwarz ,  Chung-Lung Kevin Shum

发明人： David S. Hutton ,  Khary J. Alexander ,  Fadi Y. Busaba ,  Bruce C. Giamei ,  John G. Rell, JR. ,  Eric M. Schwarz ,  Chung-Lung Kevin Shum

IPC分类号： G06F15/76 ,  G06F9/02 ,  G06F9/312

CPC分类号： G06F9/3836 ,  G06F9/3857 ,  G06F9/3873

摘要： A system and method for overlapping execution (OE) of instructions through non-uniform execution pipelines in an in-order processor are provided. The system includes a first execution unit to perform instruction execution in a first execution pipeline. The system also includes a second execution unit to perform instruction execution in a second execution pipeline, where the second execution pipeline includes a greater number of stages than the first execution pipeline. The system further includes an instruction dispatch unit (IDU), the IDU including OE registers and logic for dispatching an OE-capable instruction to the first execution unit such that the instruction completes execution prior to completing execution of a previously dispatched instruction to the second execution unit. The system additionally includes a latch to hold a result of the execution of the OE-capable instruction until after the second execution unit completes the execution of the previously dispatched instruction.

摘要翻译： 提供了一种用于通过在顺序处理器中的非均匀执行管线来重复执行（OE）指令的系统和方法。 该系统包括在第一执行流水线中执行指令执行的第一执行单元。 该系统还包括第二执行单元，用于在第二执行流水线中执行指令执行，其中第二执行流水线包括比第一执行流水线更多的级数。 该系统还包括一个指令调度单元（IDU），该IDU包括OE寄存器和用于向第一执行单元分配一个OE能力指令的逻辑，使得指令在完成先前发送的指令执行之前完成执行 单元。 该系统还包括一个锁存器，用于保持执行OE能力指令的结果，直到第二执行单元完成先前发送的指令的执行。

公开(公告)号：US07913067B2

公开(公告)日：2011-03-22

申请号：US12034084

申请日：2008-02-20

申请人： David S. Hutton ,  Khary J. Alexander ,  Fadi Y. Busaba ,  Bruce C. Giamei ,  John G. Rell, Jr. ,  Eric M. Schwarz ,  Chung-Lung Kevin Shum

发明人： David S. Hutton ,  Khary J. Alexander ,  Fadi Y. Busaba ,  Bruce C. Giamei ,  John G. Rell, Jr. ,  Eric M. Schwarz ,  Chung-Lung Kevin Shum

IPC分类号： G06F9/38

CPC分类号： G06F9/3836 ,  G06F9/3857 ,  G06F9/3873

摘要： A system and method for overlapping execution (OE) of instructions through non-uniform execution pipelines in an in-order processor are provided. The system includes a first execution unit to perform instruction execution in a first execution pipeline. The system also includes a second execution unit to perform instruction execution in a second execution pipeline, where the second execution pipeline includes a greater number of stages than the first execution pipeline. The system further includes an instruction dispatch unit (IDU), the IDU including OE registers and logic for dispatching an OE-capable instruction to the first execution unit such that the instruction completes execution prior to completing execution of a previously dispatched instruction to the second execution unit. The system additionally includes a latch to hold a result of the execution of the OE-capable instruction until after the second execution unit completes the execution of the previously dispatched instruction.

摘要翻译： 提供了一种用于通过在顺序处理器中的非均匀执行管线来重复执行（OE）指令的系统和方法。 该系统包括在第一执行流水线中执行指令执行的第一执行单元。 该系统还包括第二执行单元，用于在第二执行流水线中执行指令执行，其中第二执行流水线包括比第一执行流水线更多的级数。 该系统还包括一个指令调度单元（IDU），该IDU包括OE寄存器和用于向第一执行单元分配一个OE能力指令的逻辑，使得指令在完成先前发送的指令执行之前完成执行 单元。 该系统还包括一个锁存器，用于保持执行OE能力指令的结果，直到第二执行单元完成先前发送的指令的执行。

公开(公告)号：US20090210775A1

公开(公告)日：2009-08-20

申请号：US12031732

申请日：2008-02-15

申请人： Fadi Y. Busaba ,  Brian R. Prasky ,  Chung-Lung Kevin Shum

发明人： Fadi Y. Busaba ,  Brian R. Prasky ,  Chung-Lung Kevin Shum

IPC分类号： G06F11/00

CPC分类号： G06F11/10

摘要： A method and system for instruction address parity comparison are provided. The method includes calculating an instruction address parity value for an instruction, and distributing the instruction address parity value to one or more functional units in processing circuitry. The method also includes receiving the distributed instruction address parity value from the one or more functional units, and calculating a completing instruction address (CIA) parity value associated with completing the instruction. The method further includes generating an error indicator in response to a mismatch between the received instruction address parity value and the CIA parity value.

摘要翻译： 提供了一种用于指令地址奇偶校验比较的方法和系统。 该方法包括计算指令的指令地址奇偶校验值，并将指令地址奇偶校验值分配给处理电路中的一个或多个功能单元。 该方法还包括从一个或多个功能单元接收分布式指令地址奇偶校验值，以及计算与完成指令相关联的完成指令地址（CIA）奇偶校验值。 该方法还包括响应于接收到的指令地址奇偶校验值和CIA奇偶校验值之间的不匹配而产生错误指示符。

公开(公告)号：US07861064B2

公开(公告)日：2010-12-28

申请号：US12037861

申请日：2008-02-26

申请人： Khary J. Alexander ,  Fadi Y. Busaba ,  Bruce C. Giamei ,  David S. Hutton ,  Chung-Lung Kevin Shum

发明人： Khary J. Alexander ,  Fadi Y. Busaba ,  Bruce C. Giamei ,  David S. Hutton ,  Chung-Lung Kevin Shum

IPC分类号： G06F9/34 ,  G06F9/38

CPC分类号： G06F9/3826 ,  G06F9/3836

摘要： A method for selectively accelerating early instruction processing including receiving an instruction data that is normally processed in an execution stage of a processor pipeline, wherein a configuration of the instruction data allows a processing of the instruction data to be accelerated from the execution stage to an address generation stage that occurs earlier in the processor pipeline than the execution stage, determining whether the instruction data can be dispatched to the address generation stage to be processed without being delayed due to an unavailability of a processing resource needed for the processing of the instruction data in the address generation stage, dispatching the instruction data to be processed in the address generation stage if it can be dispatched without being delayed due to the unavailability of the processing resource, and dispatching the instruction data to be processed in the execution stage if it can not be dispatched without being delayed due to the unavailability of the processing resource, wherein the processing of the instruction data is selectively accelerated using an address generation interlock scheme. A corresponding system and computer program product.

摘要翻译： 一种用于选择性地加速早期指令处理的方法，包括接收在处理器流水线的执行阶段中正常处理的指令数据，其中指令数据的配置允许指令数据的处理从执行阶段加速到地址 在处理器流水线中比执行阶段更早发生的生成阶段，确定指令数据是否可以被分派到要处理的地址生成阶段，而不会由于处理指令数据所需的处理资源的不可用而被延迟 地址生成阶段，如果能够由于处理资源的不可用而被分派而不被延迟，则在地址生成阶段调度要处理的指令数据，并且如果不能在执行阶段调度要处理的指令数据 由于你而不被推迟 处理资源的可用性，其中使用地址生成互锁方案选择性地加速指令数据的处理。 相应的系统和计算机程序产品。

公开(公告)号：US20090217009A1

公开(公告)日：2009-08-27

申请号：US12036520

申请日：2008-02-25

申请人： Chung-Lung Kevin Shum ,  Fadi Y. Busaba ,  Mark S. Farrell ,  Bruce C. Giamei ,  Bernd Nerz ,  David A. Schroter ,  Charles F. Webb

发明人： Chung-Lung Kevin Shum ,  Fadi Y. Busaba ,  Mark S. Farrell ,  Bruce C. Giamei ,  Bernd Nerz ,  David A. Schroter ,  Charles F. Webb

IPC分类号： G06F9/318

CPC分类号： G06F9/3017 ,  G06F9/30018 ,  G06F9/30101 ,  G06F9/355

摘要： A system, method and computer program product for translations in a computer system. The system includes a general purpose register containing a base address of an address translation table. The system also includes a millicode accessible special displacement register configured to receive a plurality of elements to be translated. The system further includes a multiplexer for selecting a particular one of the plurality of elements from the millicode accessible special displacement register and for generating a displacement or offset value. The system further includes an address generator for creating a combined address containing the base address from the general purpose register and the generated displacement or offset value.

摘要翻译： 一种用于计算机系统中的翻译的系统，方法和计算机程序产品。 该系统包括包含地址转换表的基地址的通用寄存器。 该系统还包括被配置为接收多个要被翻译的元件的毫代可访问特殊位移寄存器。 该系统还包括多路复用器，用于从毫代可访问特殊位移寄存器中选择多个元件中的特定元件，并用于产生位移或偏移值。 该系统还包括地址发生器，用于创建包含来自通用寄存器的基地址和所生成的位移或偏移值的组合地址。

公开(公告)号：US08140951B2

公开(公告)日：2012-03-20

申请号：US12031732

申请日：2008-02-15

申请人： Fadi Y. Busaba ,  Brian R. Prasky ,  Chung-Lung Kevin Shum

发明人： Fadi Y. Busaba ,  Brian R. Prasky ,  Chung-Lung Kevin Shum

IPC分类号： G06F11/00 ,  H03M13/00

CPC分类号： G06F11/10

摘要： A method and system for instruction address parity comparison are provided. The method includes calculating an instruction address parity value for an instruction, and distributing the instruction address parity value to one or more functional units in processing circuitry. The method also includes receiving the distributed instruction address parity value from the one or more functional units, and calculating a completing instruction address (CIA) parity value associated with completing the instruction. The method further includes generating an error indicator in response to a mismatch between the received instruction address parity value and the CIA parity value.

摘要翻译： 提供了一种用于指令地址奇偶校验比较的方法和系统。 该方法包括计算指令的指令地址奇偶校验值，并将指令地址奇偶校验值分配给处理电路中的一个或多个功能单元。 该方法还包括从一个或多个功能单元接收分布式指令地址奇偶校验值，以及计算与完成指令相关联的完成指令地址（CIA）奇偶校验值。 该方法还包括响应于接收到的指令地址奇偶校验值和CIA奇偶校验值之间的不匹配而产生错误指示符。

公开(公告)号：US07966474B2

公开(公告)日：2011-06-21

申请号：US12036520

申请日：2008-02-25

申请人： Chung-Lung Kevin Shum ,  Fadi Y. Busaba ,  Mark S. Farrell ,  Bruce C Giamei ,  Bernd Nerz ,  David A. Schroter ,  Charles F. Webb

发明人： Chung-Lung Kevin Shum ,  Fadi Y. Busaba ,  Mark S. Farrell ,  Bruce C Giamei ,  Bernd Nerz ,  David A. Schroter ,  Charles F. Webb

IPC分类号： G06F9/26

CPC分类号： G06F9/3017 ,  G06F9/30018 ,  G06F9/30101 ,  G06F9/355

摘要： A system, method and computer program product for translations in a computer system. The system includes a general purpose register containing a base address of an address translation table. The system also includes a millicode accessible special displacement register configured to receive a plurality of elements to be translated. The system further includes a multiplexer for selecting a particular one of the plurality of elements from the millicode accessible special displacement register and for generating a displacement or offset value. The system further includes an address generator for creating a combined address containing the base address from the general purpose register and the generated displacement or offset value.

摘要翻译： 一种用于计算机系统中的翻译的系统，方法和计算机程序产品。 该系统包括包含地址转换表的基地址的通用寄存器。 该系统还包括被配置为接收多个要被翻译的元件的毫代可访问特殊位移寄存器。 该系统还包括多路复用器，用于从毫代可访问特殊位移寄存器中选择多个元件中的特定元件，并用于产生位移或偏移值。 该系统还包括地址发生器，用于创建包含来自通用寄存器的基地址和所生成的位移或偏移值的组合地址。

公开(公告)号：US20090217002A1

公开(公告)日：2009-08-27

申请号：US12035109

申请日：2008-02-21

申请人： James J. Bonanno ,  Brian R. Prasky ,  John G. Rell, JR. ,  Anthony Saporito ,  Chung-Lung Kevin Shum

发明人： James J. Bonanno ,  Brian R. Prasky ,  John G. Rell, JR. ,  Anthony Saporito ,  Chung-Lung Kevin Shum

IPC分类号： G06F9/312

CPC分类号： G06F9/3017 ,  G06F9/30145 ,  G06F9/30174 ,  G06F9/3806

摘要： A system and method for asynchronous dynamic millicode entry prediction in a processor are provided. The system includes a branch target buffer (BTB) to hold branch information. The branch information includes: a branch type indicating that the branch represents a millicode entry (mcentry) instruction targeting a millicode subroutine, and an instruction length code (ILC) associated with the mcentry instruction. The system also includes search logic to perform a method. The method includes locating a branch address in the BTB for the mcentry instruction targeting the millicode subroutine, and determining a return address to return from the millicode subroutine as a function of the an instruction address of the mcentry instruction and the ILC. The system further includes instruction fetch controls to fetch instructions of the millicode subroutine asynchronous to the search logic. The search logic may also operate asynchronous with respect to an instruction decode unit.

摘要翻译： 提供了一种用于在处理器中进行异步动态毫代码入口预测的系统和方法。 该系统包括用于保存分支信息的分支目标缓冲器（BTB）。 分支信息包括：分支类型，指示分支表示针对毫微米子例程的毫米条目（中心）指令，以及与中心指令相关联的指令长度代码（ILC）。 该系统还包括执行方法的搜索逻辑。 该方法包括将BTB中的分支地址定位到针对毫秒子程序的中心指令，以及根据中心指令和ILC的指令地址确定返回地址，以从millicode子程序返回。 该系统还包括指令获取控制以获取与搜索逻辑异步的毫微数子程序的指令。 搜索逻辑也可以相对于指令解码单元进行异步操作。

公开(公告)号：US07870314B2

公开(公告)日：2011-01-11

申请号：US12031897

申请日：2008-02-15

申请人： Brian D. Barrick ,  Vimal M. Kapadia ,  Chung-Lung Kevin Shum ,  Aaron Tsai

发明人： Brian D. Barrick ,  Vimal M. Kapadia ,  Chung-Lung Kevin Shum ,  Aaron Tsai

IPC分类号： G06F3/00

CPC分类号： G06F9/3824 ,  G06F9/30043 ,  G06F9/3836

摘要： A method and system for implementing store buffer allocation for variable length store data operations are provided. The method includes receiving a store address request and at least one store data request and stepping through data operations for each of the store data requests and an address range for the store data requests to determine alignment and data steering information used to select a storage buffer destination for the data in the store data requests. The method further includes determining availability of the storage buffer by maintaining a reservation list for each storage buffer, maintaining a count of the number of available entries for each storage buffer, updating the reservation list to reflect a reservation acceptance for designated available entries, and clearing entries upon completion of the processing of store data operations. The method also includes reserving the selected storage buffer when the number of available entries meets or exceeds the number of entries required for the data.

摘要翻译： 提供了一种用于实现可变长度存储数据操作的存储缓冲区分配的方法和系统。 所述方法包括：接收存储地址请求和至少一个存储数据请求，并且逐步地进行存储数据请求中的每一个的数据操作和存储数据请求的地址范围，以确定用于选择存储缓冲目的地的对准和数据指导信息 用于存储数据请求中的数据。 该方法还包括通过维护每个存储缓冲器的预约列表来确定存储缓冲器的可用性，维护每个存储缓冲器的可用条目数的计数，更新预留列表以反映指定的可用条目的预约接受，以及清除 店铺数据处理完成后的条目。 该方法还包括当可用条目的数量满足或超过数据所需的条目数时，保留所选择的存储缓冲器。

公开(公告)号：US20090210587A1

公开(公告)日：2009-08-20

申请号：US12031897

申请日：2008-02-15

申请人： Brian D. Barrick ,  Vimal M. Kapadia ,  Chung-Lung Kevin Shum ,  Aaron Tsai

发明人： Brian D. Barrick ,  Vimal M. Kapadia ,  Chung-Lung Kevin Shum ,  Aaron Tsai

IPC分类号： G06F13/00

CPC分类号： G06F9/3824 ,  G06F9/30043 ,  G06F9/3836

摘要： A method and system for implementing store buffer allocation for variable length store data operations are provided. The method includes receiving a store address request and at least one store data request and stepping through data operations for each of the store data requests and an address range for the store data requests to determine alignment and data steering information used to select a storage buffer destination for the data in the store data requests. The method further includes determining availability of the storage buffer by maintaining a reservation list for each storage buffer, maintaining a count of the number of available entries for each storage buffer, updating the reservation list to reflect a reservation acceptance for designated available entries, and clearing entries upon completion of the processing of store data operations. The method also includes reserving the selected storage buffer when the number of available entries meets or exceeds the number of entries required for the data.

摘要翻译： 提供了一种用于实现可变长度存储数据操作的存储缓冲区分配的方法和系统。 所述方法包括：接收存储地址请求和至少一个存储数据请求，并且逐步地进行存储数据请求中的每一个的数据操作和存储数据请求的地址范围，以确定用于选择存储缓冲目的地的对准和数据指导信息 用于存储数据请求中的数据。 该方法还包括通过维护每个存储缓冲器的预约列表来确定存储缓冲器的可用性，维护每个存储缓冲器的可用条目数的计数，更新预留列表以反映指定的可用条目的预约接受，以及清除 店铺数据处理完成后的条目。 该方法还包括当可用条目的数量满足或超过数据所需的条目数时，保留所选择的存储缓冲器。