Method, associated memory device and controller thereof for performing dynamic resource management

    公开(公告)号:US10310746B2

    公开(公告)日:2019-06-04

    申请号:US15859701

    申请日:2018-01-01

    Abstract: A method for performing dynamic resource management in a memory device, the memory device, and a controller thereof are provided. The memory device includes a non-volatile (NV) memory, and the NV memory includes a plurality of NV memory elements. The method may include: storing a plurality of sets of physical region descriptor (PRD) information related to a plurality of host commands, respectively, and storing a plurality of intermediate PRDs respectively corresponding to the plurality of sets of PRD information into a first queue; obtaining an intermediate PRD of the plurality of intermediate PRDs from the first queue, and storing the intermediate PRD into a second queue; sending a command to the NV memory according to the intermediate PRD in the second queue to access data; and when an operation of accessing the data is successful, releasing the intermediate PRD from the second queue to the first queue.

    METHOD, ASSOCIATED MEMORY DEVICE AND CONTROLLER THEREOF FOR PERFORMING DYNAMIC RESOURCE MANAGEMENT

    公开(公告)号:US20190050154A1

    公开(公告)日:2019-02-14

    申请号:US15859701

    申请日:2018-01-01

    Abstract: A method for performing dynamic resource management in a memory device, the memory device, and a controller thereof are provided. The memory device includes a non-volatile (NV) memory, and the NV memory includes a plurality of NV memory elements. The method may include: storing a plurality of sets of physical region descriptor (PRD) information related to a plurality of host commands, respectively, and storing a plurality of intermediate PRDs respectively corresponding to the plurality of sets of PRD information into a first queue; obtaining an intermediate PRD of the plurality of intermediate PRDs from the first queue, and storing the intermediate PRD into a second queue; sending a command to the NV memory according to the intermediate PRD in the second queue to access data; and when an operation of accessing the data is successful, releasing the intermediate PRD from the second queue to the first queue.

    Flash Memory Devices and Error-Handling Methods Thereof

    公开(公告)号:US20190042366A1

    公开(公告)日:2019-02-07

    申请号:US15922668

    申请日:2018-03-15

    Abstract: A memory device receiving a host instruction generated by a host includes a flash memory array and a controller. The controller translates the host instruction into operation instructions, queues the operation instructions in a major command queue, and performs an operation on the flash memory array according to the operation instructions. When an error occurs during execution of the operation commands, the controller performs an error-handling process, queues operation commands related to the error-handling process in an auxiliary command queue, sequentially executes the operation commands in the auxiliary command queue, and stops executing the major command queue.

    Methods for Caching and Reading Data to be Programmed into a Storage Unit and Apparatuses Using the Same

    公开(公告)号:US20170357590A1

    公开(公告)日:2017-12-14

    申请号:US15689767

    申请日:2017-08-29

    Abstract: The invention introduces a method for caching and reading data to be programmed into a storage unit, performed by a processing unit, including at least the following steps. A write command for programming at least a data page into a first address is received from a master device via an access interface. It is determined whether a block of data to be programmed has been collected, where the block contains a specified number of pages. The data page is stored in a DRAM (Dynamic Random Access Memory) and cache information is updated to indicate that the data page has not been programmed into the storage unit, and to also indicate the location of the DRAM caching the data page when the block of data to be programmed has not been collected.

Patent Agency Ranking