Flash memory controller
    21.
    发明授权

    公开(公告)号:US10235075B2

    公开(公告)日:2019-03-19

    申请号:US15985718

    申请日:2018-05-22

    Abstract: A flash memory controller for controlling a flash memory module includes a communication interface for receiving a first data and a second data; and a processing circuit for dynamically controlling a data writing mode of the flash memory module according to an amount of stored data in the flash memory module. If the amount of stored data in the flash memory module is less than a first threshold when the communication interface receives the first data, the processing circuit controls the flash memory module so that the first data is written into the first data block under an one-bit-per-cell mode.

    Flash memory controller
    24.
    发明申请

    公开(公告)号:US20160351255A1

    公开(公告)日:2016-12-01

    申请号:US15235128

    申请日:2016-08-12

    Abstract: A flash memory controller for controlling a flash memory module includes a communication interface for receiving a first data and a second data; and a processing circuit for dynamically controlling a data writing mode of the flash memory module according to an amount of stored data in the flash memory module. If the amount of stored data in the flash memory module is less than a first threshold when the communication interface receives the first data, the processing circuit controls the flash memory module so that the first data is written into the first data block under an one-bit-per-cell mode. If the amount of stored data in the flash memory module is greater than the first threshold when the communication interface receives the second data, the processing circuit controls the flash memory module so that the second data is written into the second data block under a two-bit-per-cell mode.

    Flash memory controller
    25.
    发明申请
    Flash memory controller 有权
    闪存控制器

    公开(公告)号:US20160110133A1

    公开(公告)日:2016-04-21

    申请号:US14983566

    申请日:2015-12-30

    Abstract: A flash memory controller for controlling a flash memory module includes a communication interface for receiving a first data and a second data; and a processing circuit for dynamically controlling a data writing mode of the flash memory module according to an amount of stored data in the flash memory module. If the amount of stored data in the flash memory module is less than a first threshold when the communication interface receives the first data, the processing circuit controls the flash memory module so that the first data is written into the first data block under an one-bit-per-cell mode. If the amount of stored data in the flash memory module is greater than the first threshold when the communication interface receives the second data, the processing circuit controls the flash memory module so that the second data is written into the second data block under a two-bit-per-cell mode.

    Abstract translation: 一种用于控制闪速存储器模块的闪存控制器包括用于接收第一数据和第二数据的通信接口; 以及处理电路,用于根据闪速存储器模块中存储的数据量来动态地控制闪存模块的数据写入模式。 如果在通信接口接收到第一数据时闪存模块中存储的数据量小于第一阈值,则处理电路控制闪存模块,使得第一数据被写入第一数据块, 每单元位数模式。 如果在通信接口接收到第二数据时闪存模块中存储的数据量大于第一阈值,则处理电路控制闪存模块,使得第二数据被写入第二数据块, 每单元位数模式。

    Flash memory controller
    26.
    发明授权

    公开(公告)号:US12236115B2

    公开(公告)日:2025-02-25

    申请号:US18412635

    申请日:2024-01-15

    Abstract: A flash memory controller for controlling a flash memory module includes a communication interface for receiving a first data and a second data; and a processing circuit for dynamically controlling a data writing mode of the flash memory module according to an amount of stored data in the flash memory module. If the amount of stored data in the flash memory module is less than a first threshold when the communication interface receives the first data, the processing circuit controls the flash memory module so that the first data is written into the first data block under an one-bit-per-cell mode. If the amount of stored data in the flash memory module is greater than the first threshold when the communication interface receives the second data, the processing circuit controls the flash memory module so that the second data is written into the second data block under a two-bit-per-cell mode.

    Control method of flash memory controller and associated flash memory controller and storage device

    公开(公告)号:US12135889B2

    公开(公告)日:2024-11-05

    申请号:US18215185

    申请日:2023-06-28

    Inventor: Ching-Hui Lin

    Abstract: The present invention provides a control method of the flash memory controller. In the control method, after receiving a deallocate command from a host device, the flash memory controller will update a valid page count table, a detailed valid page count table and/or a zone valid page count table according to deallocate command, for the flash memory controller to efficiently and quickly determine if any one of the zones does not have any valid data, so that the flash memory controller can recommend the host device to send a reset command to reset the zone.

    CONTROL METHOD OF FLASH MEMORY CONTROLLER AND ASSOCIATED FLASH MEMORY CONTROLLER AND STORAGE DEVICE

    公开(公告)号:US20220318133A1

    公开(公告)日:2022-10-06

    申请号:US17581998

    申请日:2022-01-24

    Abstract: The present invention provides a control method of the flash memory controller. In the control method, by establishing a valid page count table, a detailed valid page count table and/or a zone valid page count table according to deallocate command from the host device, the flash memory controller can efficiently and quickly determine if any one of the zones does not have any valid data, so that the flash memory controller can recommend the host device to send a reset command to reset the zone. In addition, after receiving the reset command from the host device, the flash memory controller can use a garbage collection operation or directly put the blocks corresponding to the erased zone into a spare block pool, for the further use.

Patent Agency Ranking