-
公开(公告)号：US12057046B2
公开(公告)日：2024-08-06
申请号：US18313576
申请日：2023-05-08
Inventor： Xuehuan Feng , Yongqian Li
IPC: G09G3/20
CPC classification number: G09G3/20 , G09G2310/0286 , G09G2310/061 , G09G2310/08
Abstract: A shift register unit, a gate driving circuit, a display device, and a driving method are provided. The shift register unit includes an input circuit, a first control circuit, a blanking control circuit, a first output circuit, and a second output circuit. The input circuit is configured to control a level of a first node; the first control circuit is configured to control a level of the second node; the blanking control circuit is configured to control the level of the first node and the level of the second node; the first output circuit is configured to output a first output signal at the first output terminal; and the second output circuit is configured to output a second output signal at the second output terminal under control of the level of the second node.
-
312.发明授权公开(公告)号：US12040029B2
公开(公告)日：2024-07-16
申请号：US17776306
申请日：2021-05-26
Inventor： Can Yuan , Yongqian Li , Zhidong Yuan
IPC: G09G3/3225 , G11C19/28
CPC classification number: G11C19/28 , G09G3/3225 , G09G2300/0842 , G09G2310/0286 , G09G2310/08
Abstract: A shift register includes: an input circuit electrically connected to a first clock signal terminal, a first voltage signal terminal and a first node; a first output circuit electrically connected to the first node, a second clock signal terminal and a scanning signal terminal; a first control circuit electrically connected to a third clock signal terminal, a fourth clock signal terminal, a fifth clock signal terminal and the first node; a second control circuit electrically connected to a sixth clock signal terminal, a second voltage signal terminal, the first node, the first voltage signal terminal and a second node; a third control circuit electrically connected to the first node, the second voltage signal terminal, the third clock signal terminal and the second node; and a second output circuit electrically connected to the second node, the second voltage signal terminal and the scanning signal terminal.
-
公开(公告)号：US20240237484A1
公开(公告)日：2024-07-11
申请号：US17997027
申请日：2021-10-29
Inventor： Xinwei Gao , Peng Li , Shuai Zhang
IPC: H10K59/80 , H10K59/122
CPC classification number: H10K59/873 , H10K59/122
Abstract: A mother board for a display panel, having a bonding region and a first panel region including a retaining region and a peripheral region, in which: a first light-emitting functional layer is located in the first panel region; a first adhesive layer surrounding the first panel region is adhered to a cover plate and a base substrate, and an orthographic projection of an edge of the first adhesive layer close to the bonding region on the base substrate defines a first pattern; the first light-emitting functional layer in the retaining region and the peripheral region are spaced by a first spacing layer, an orthographic projection of which on the base substrate partially overlaps with the first pattern and form a closed second pattern therewith. The orthographic projection of the first spacing layer on the base substrate is located within that of the first adhesive layer on the base substrate.
-
公开(公告)号：US20240215422A1
公开(公告)日：2024-06-27
申请号：US17791262
申请日：2021-09-28
Inventor： Zhidong YUAN , Pan XU , Yongqian LI , Can YUAN
IPC: H10K59/88 , G01R31/28 , G09G3/3233 , G09G3/3266 , H10K71/70
CPC classification number: H10K59/88 , G01R31/2884 , G09G3/3233 , G09G3/3266 , H10K71/70 , G09G2300/0408 , G09G2300/0842 , G09G2310/0286 , G09G2310/08 , G09G2330/12
Abstract: A display panel, and a test method thereof, a display apparatus, each subpixel of the pixel array of the display panel includes a pixel circuit, a first signal line configured to provide a scanning signal to the pixel circuit, a scan driver circuit configured to provide the scanning signal to the pixel circuit and includes a shift register and a clock signal line in the display area; a test circuit board in the non-display area and including a test pad; and a test lead in the non-display area and electrically connected with the test pad. The first signal line includes a first part in the display area and a second part in the non-display area, the first part extends substantially along the first direction.
-
公开(公告)号：US20240177663A1
公开(公告)日：2024-05-30
申请号：US17789938
申请日：2021-07-09
Inventor： Yongqian LI , Can YUAN , Zhongyuan WU
IPC: G09G3/3233 , H10K59/131
CPC classification number: G09G3/3233 , H10K59/131 , G09G2300/0408 , G09G2300/0452 , G09G2300/0819 , G09G2300/0842 , G09G2300/0861 , G09G2310/08
Abstract: A display substrate and a display panel are provided. The display substrate includes: a base substrate; and a plurality of sub-pixels. Each sub-pixel includes a light-emitting element and a pixel circuit; the pixel circuit includes a driving circuit, a data writing circuit, a first control circuit, a second control circuit, and a light-emitting control circuit; the driving circuit is configured to control the driving current flowing through the light-emitting element; the light-emitting control circuit is configured to apply the driving current to the light-emitting element; the first control circuit is configured to write a reference voltage into the driving circuit; the second control circuit is configured to write an initial voltage into the first electrode of the light-emitting element; and orthographic projections of at least part of pixel circuits of every two adjacent sub-pixels in a same row of sub-pixels on the base substrate are mirror-symmetrical.
-
Patent Agency Ranking
公开(公告)号：US11997893B2
公开(公告)日：2024-05-28
申请号：US17279699
申请日：2020-05-15
IPC: H10K59/131 , G09G3/3225 , H10K50/86 , H10K59/12 , H10K59/122 , H10K59/124 , H10K59/126 , H10K59/38 , H10K71/00
CPC classification number: H10K59/131 , G09G3/3225 , H10K50/865 , H10K59/122 , H10K59/124 , H10K59/126 , H10K59/38 , H10K71/00 , G09G2300/0439 , H10K59/1201
Abstract: A display panel includes: a base substrate; and a plurality of pixels on the base substrate, the plurality of pixels including a first pixel and a second pixel. The first pixel includes a first light-transmitting area and a first display area sequentially arranged in a first direction, and the second pixel includes a second light-transmitting area and a second display area sequentially arranged in the first direction. The first pixel and the second pixel are adjacent in a second direction, and the first light-transmitting area and the second light-transmitting area are adjacent in the second direction. The display panel further includes: a first gate line and a second gate line both arranged between the first light-transmitting area and the second light-transmitting area. The first light-transmitting area is contiguous to the first gate line, and the second light-transmitting area is contiguous to the second gate line.
-
公开(公告)号：US20240161687A1
公开(公告)日：2024-05-16
申请号：US17772955
申请日：2021-05-13
Inventor： Meng LI , Yongqian LI , Chen XU , Jingquan WANG , Dacheng ZHANG , Yu WANG , Zhidong YUAN , Zhenhua QIU
IPC: G09G3/3225 , H10K59/131
CPC classification number: G09G3/3225 , H10K59/131 , G09G2300/0408 , G09G2300/0452 , G09G2300/0842
Abstract: The present disclosure provides a display substrate and a display device, and belongs to the field of display technologies. The display substrate includes a base substrate, a plurality of pixels, a plurality of gate lines and a plurality of data lines, wherein the base substrate has a plurality of transparent regions and a plurality of display regions, and the transparent regions and the display regions alternate with each other in a first direction; the pixels are on the base substrate and within the display regions; pixels within each of the display regions are arranged in a second direction; each pixel includes a plurality of sub pixels; the sub pixels of each pixel are divided into two rows of sub pixels; each row of sub pixels are arranged in the first direction; the first direction intersects the second direction; the gate lines and the data lines are on the base substrate; the gate lines extend along the first direction; the data lines extend along the second direction; the sub pixels of a first pixel are connected with the same gate line; the gate line connected with the sub pixels of the first pixel is between the two rows of sub pixels of the first pixel; and the first pixel is any one of the plurality of pixels.
-
318.发明公开公开(公告)号：US20240161665A1
公开(公告)日：2024-05-16
申请号：US17784644
申请日：2021-08-31
Inventor： Xuehuan Feng , Xuelian Cheng
IPC: G09G3/00 , G09G3/3266
CPC classification number: G09G3/006 , G09G3/3266 , G09G2310/08 , G09G2330/12
Abstract: A method of repairing a gate-on-array circuit is provided. The method includes at least one of disconnecting a X-th stage gate driving signal output terminal from a X-th stage gate driving signal output line; disconnecting a X-th stage compensation control signal output terminal from a X-th stage compensation control signal output line; or disconnecting a X-th stage carry signal output terminal from a X-th stage carry signal output line. The method further includes at least one of connecting the X-th stage gate driving signal output line to a repair gate driving signal output terminal through a gate driving signal output repair line; connecting the X-th stage compensation control signal output line to a repair compensation control signal output terminal through a compensation control signal output repair line; or connecting the X-th stage carry signal output line to a repair carry signal output terminal through a carry signal output repair fine.
-
公开(公告)号：US11984085B2
公开(公告)日：2024-05-14
申请号：US18108730
申请日：2023-02-13
Inventor： Xuehuan Feng , Yongqian Li , Hao Liu
IPC: G09G3/3225 , G09G3/3266 , G11C19/28
CPC classification number: G09G3/3266 , G09G3/3225 , G11C19/28 , G09G2310/0286
Abstract: A shift register unit, a gate driving circuit, a display device, and a driving method are disclosed. The shift register unit includes a first sub-circuit, a second sub-circuit, a leakage prevention circuit and a blanking input sub-circuit, wherein the first sub-circuit comprises a first input circuit and a first output circuit; the second sub-circuit comprises a second input circuit and a second output circuit; the leakage prevention circuit is configured to control a level of a leakage prevention node under control of the level of the first node, so as to turn off a circuit connected between the first node and the leakage prevention node; and the blanking input sub-circuit is connected to the first node and the second node, and is configured to receive a selection control signal and a first clock signal, and control the level of the first node and the level of the second node.
-
公开(公告)号：US20240155889A1
公开(公告)日：2024-05-09
申请号：US17770650
申请日：2021-05-26
Inventor： Yongqian LI , Zhidong YUAN
IPC: H10K59/131 , H10K59/121 , H10K59/80
CPC classification number: H10K59/131 , H10K59/1213 , H10K59/1216 , H10K59/8792
Abstract: A display panel and a display device, wherein the display panel includes a display area and the display panel further includes: a base substrate, a third conductive layer, a pixel electrode layer, a common electrode layer, the third conductive layer is disposed at a side of the base substrate and includes a first conductive part in the display area. The pixel electrode layer is disposed at a side of the third conductive layer away from the base substrate, the common electrode layer is disposed at a side of the pixel electrode layer away from the base substrate, the common electrode layer includes at least a through-hole contacting part in the display area connected to the first conductive part via a first through hole.
-
-
-
-
-
-
-
-
-
Search Results
505
records
(took 0.042 seconds)
