-
公开(公告)号：US20230296769A1
公开(公告)日：2023-09-21
申请号：US18178110
申请日：2023-03-03
Applicant: STMicroelectronics S.r.I.
Inventor： Antonio Davide Leone , Vanni Poletto
IPC: G01S15/931 , G01S7/521
CPC classification number: G01S15/931 , G01S7/521 , G01S2015/937 , H04R17/00
Abstract: In accordance with an embodiment, an ultrasound transmitter device includes a transformer comprising a secondary winding configured to be coupled to a piezoelectric transducer; a plurality of transistors coupled to the primary winding of the transformer and to a ground terminal via a sense resistor; an amplifier having an output coupled to control nodes of the plurality of transistors, a first input coupled to the sense resistor, and second input coupled to a reference resistor; a switching circuit configured to alternately couple control nodes of the plurality of transistors to an output of amplifier and to a reference node via complementary pulse signals, wherein the switching circuit is configured to turn on and turn off the plurality of transistors and operate the plurality of transistors in a push-pull manner; and a digital-to-analog converter having an output coupled to the reference resistor.
-
公开(公告)号：US20230261574A1
公开(公告)日：2023-08-17
申请号：US18162870
申请日：2023-02-01
Applicant: STMicroelectronics S.r.I.
Inventor： Laura Capecchi , Marcella Carissimi , Marco Pasotti , Paolo Romele
CPC classification number: H02M3/158 , H02M3/07 , H02M1/082 , H02M1/0025
Abstract: In embodiments, a voltage regulator has an input node to receive an input voltage and an output node. The voltage regulator has a charge pump circuit that receives a boosting control signal to boost the input voltage based on the boosting control signal. The voltage regulator further has a feedback regulation circuit configured to receive the output voltage and to provide a first operation control signal and a second operation control signal as a function of the output voltage; a phase control circuit configured to receive the first operation control signal and to provide the boosting control signal as a function of the first operation control signal; and a filter coupled to the output node, configured to receive the second operation control signal and configured to inject to or sink from the output node a charge that is a function of the second operation control signal.
-
公开(公告)号：US20230091464A1
公开(公告)日：2023-03-23
申请号：US17934102
申请日：2022-09-21
Inventor： Francesco La Rosa , Antonino Conte , Francois Maugain
IPC: G11C16/34 , H01L27/11526 , G11C16/26 , G11C16/14 , H01L27/11521
Abstract: In an embodiment a non-volatile memory device includes a memory array having a plurality of memory cells, a control unit operatively coupled to the memory array, a biasing stage controllable by the control unit and configured to apply a biasing configuration to the memory cells to perform a memory operation and a reading stage coupled to the memory array and controllable by the control unit, the reading stage configured to verify whether the memory operation has been successful based on a verify level, wherein the control unit is configured to adaptively modify a value of the verify level based on an ageing of the memory cells.
-
公开(公告)号：US20220273183A1
公开(公告)日：2022-09-01
申请号：US17663804
申请日：2022-05-17
Applicant: STMicroelectronics S.r.I.
Inventor： Francesco Rundo , Piero Fallica , Sabrina Conoci , Salvatore Petralia , Massimo Cataldo Mazzillo
Abstract: In an embodiment, PhotoPlethysmoGraphy (PPG) signals are processed by detecting peaks and valleys in the PPG signal, segmenting the PPG signal to provide a time series of PPG waveforms located between two subsequent valleys in the PPG signal, applying to the waveforms in the time series pattern recognition with respect to a reference PPG waveform pattern produced based on a mathematical model of the PPG signal by assigning to the waveforms in the time series a recognition score. A resulting PPG signal is produced by retaining the waveforms in the time series having an assigned recognition score reaching a recognition threshold, and discarding the waveforms in the time series having an assigned recognition score failing to reach the recognition threshold.
-
公开(公告)号：US20220107990A1
公开(公告)日：2022-04-07
申请号：US17480639
申请日：2021-09-21
Inventor： Laurent Folliot , Mirko Falchetto , Pierre Demaj
Abstract: In an embodiment a method for managing a convolutional calculation carried out by a calculation unit adapted to calculate output data on output channels from convolution kernels applied to input data blocks on at least one input channel, wherein calculations on each input data block correspond respectively to an output datum on an output channel, and wherein the calculations with each convolution kernel correspond to the output data on each output channel respectively includes identifying a size of a memory location available in a temporary working memory of the calculation unit, pre-loading in the temporary working memory a maximum number of convolution kernels storable at the size of the memory; and controlling the calculation unit to calculate a set of output data calculable from pre-loaded convolution kernels.
-
Patent Agency Ranking
356.发明授权公开(公告)号：US11099208B2
公开(公告)日：2021-08-24
申请号：US16175328
申请日：2018-10-30
Applicant: STMicroelectronics S.r.I.
Inventor： Stefano Paolo Rivolta , Federico Rizzardini
Abstract: An embodiment system includes: a first motion sensor configured to generate first sensor data indicative of a first type of movement of an electronic device; a first feature detection circuit configured to determine at least one orientation-independent feature based on the first sensor data; and a classifying circuit configured to determine whether or not the electronic device is located on a stationary surface based on the at least one orientation-independent feature.
-
公开(公告)号：US11022522B2
公开(公告)日：2021-06-01
申请号：US16048074
申请日：2018-07-27
Applicant: STMicroelectronics S.r.I.
Inventor： Marco Piazza , Antonio Canciamilla , Piero Orlandi , Luca Maggi
IPC: G01N11/00 , G01M11/00 , G02B6/293 , G01M11/02 , G01R31/3185 , G01R31/317
Abstract: A photonic testing device includes a substrate, an optical device under test (DUT) disposed over the substrate, and an optical input circuit disposed over the substrate. The optical input circuit includes a first plurality of inputs each configured to transmit a respective optical test signal of a plurality of optical test signals. Each of the plurality of optical test signals includes a respective dominant wavelength of a plurality of dominant wavelengths. The optical input circuit further includes an output coupled to an input waveguide of the optical DUT. The output is configured to transmit a combined optical test signal comprising the plurality of optical test signals.
-
358.发明申请公开(公告)号：US20210055881A1
公开(公告)日：2021-02-25
申请号：US17087070
申请日：2020-11-02
Applicant: STMicroelectronics S.r.I.
Inventor： Fabio Enrico Carlo Disegni
IPC: G06F3/06
Abstract: A method for operating a differential memory includes: operating a main memory module differentially while executing a first program; copying first logic data from a first submodule of the main memory module to an auxiliary memory module; storing third logic data associated with a second program in a second submodule of the main memory module by overwriting second logic data associated with the first program, while maintaining the first logic data contained in the first submodule of the main memory module unaltered, where the second logic data are complementary to the first logic data; when a request for reading the first logic data is received during the storing of the third logic data in the second submodule of the main memory module, reading the first logic data from the auxiliary memory module; and executing the first or second programs by operating the main memory module in single-ended mode.
-
公开(公告)号：US20180329774A1
公开(公告)日：2018-11-15
申请号：US15975507
申请日：2018-05-09
Inventor： Roberto Colombo , Nicolas Bernard Grossier , Roberta Vittimani
Abstract: In some embodiments, a processing system includes at least one hardware block configured to change operation as a function of configuration data, a non-volatile memory including the configuration data for the at least one hardware block, and a configuration module configured to read the configuration data from the non-volatile memory and provide the configuration data read from the non-volatile memory to the at least one hardware block. The configuration module is configured to: receive mode configuration data; read the configuration data from the non-volatile memory; test whether the configuration data contain errors by verifying whether the configuration data are corrupted and/or invalid; and activate a normal operation mode or an error operation mode based on whether the configuration data contain or do not contain errors.
-
360.发明申请公开(公告)号：US20180219490A1
公开(公告)日：2018-08-02
申请号：US15940644
申请日：2018-03-29
Applicant: STMicroelectronics S.r.I.
Inventor： Andrea Agnes , Christian Beia
CPC classification number: H02M7/06 , G05F3/24 , G06F1/266 , H02M3/07 , H02M7/217 , H04L12/10 , H04L12/40045
Abstract: An electronic device includes a rectifier bridge that includes an input configured to be coupled to power over Ethernet (PoE) power sourcing equipment (PSE), and an output. A transistor is configured to selectively couple the output with a load. The electronic device includes a maintain power signature (MPS) device, and a control circuit. The control circuit is to maintain the transistor on when a load current is above a threshold, source current from the rectifier bridge to the MPS device when the load current is below the threshold, and switch the transistor to a diode configuration when the load current is below the threshold.
-
-
-
-
-
-
-
-
-
Search Results
441
records
(took 0.019 seconds)
