-
公开(公告)号：US10122397B2
公开(公告)日：2018-11-06
申请号：US15655676
申请日：2017-07-20
Applicant: Innophase, Inc.
Inventor： Yang Xu , Sara Munoz Hermoso
Abstract: Circuitry and methods are described for digital signal demodulation. In a configurable receiver, a method includes receiving a radio frequency signal at the configurable receiver, operating the configurable receiver in a first mode, the first mode including providing the radio frequency signal to an amplitude detection circuit to determine an amplitude, providing the radio frequency signal to a phase detection circuit to determine a phase, and providing the amplitude and phase to a coordinate rotation digital computer (CORDIC) logic circuit, and operating the configurable receiver in a low power mode upon receiving an indication to selectively disable the amplitude detection circuit, the low power mode including providing the radio frequency signal to the phase detection circuit to determine the phase, and providing the phase and a predetermined constant value in lieu of the amplitude to the CORDIC logic circuit.
-
公开(公告)号：US09438267B2
公开(公告)日：2016-09-06
申请号：US14955963
申请日：2015-12-01
Applicant: Innophase, Inc.
Inventor： Xuejun Zhang , Yang Xu
CPC classification number: H03M3/50 , G05F1/625 , G05F3/262 , H03F3/04 , H03M1/00 , H03M1/002 , H03M1/0854 , H03M1/742 , H03M1/747
Abstract: A DAC using current mirrors suitable for use in a modulator. Embodiments include a current-generating circuit to provide an information signal; a bias current source; a current mirror having a mirror input transistor connected to the current generating circuit and the bias current source, and being driven by the bias current and the varying current signal and having a corresponding varying voltage signal at a control terminal; a signal shaping filter interposed between the mirror input transistor and an output mirror transistor configured to limit a bandwidth of the varying voltage signal; the output mirror transistor configured to generate a band-limited varying current signal and a mirrored bias current; and, a mirrored bias current reduction circuit connected to the output mirror transistor configured to reduce the mirrored bias current.
-
公开(公告)号：US09264282B2
公开(公告)日：2016-02-16
申请号：US13839557
申请日：2013-03-15
Applicant: Innophase, Inc.
Inventor： Jian Cui , Sara Munoz Hermoso , Yang Xu
CPC classification number: H04L27/389 , H04L27/3818
Abstract: A method of generating inphase and quadrature signals from a polar receiver providing a phase derivative signal and an envelope magnitude signal comprising receiving an estimated phase derivative signal; generating an estimated phase signal; mapping the estimated phase signal to an angular value; converting the estimated phase signal to an inphase signal and a quadrature signal based on the angular value; and, providing the inphase signal and quadrature signal to a demodulation circuit.
Abstract translation: 一种从提供相位导数信号和包络幅度信号的极坐标接收机产生同相和正交信号的方法，包括接收估计的相位导数信号; 产生估计相位信号; 将估计的相位信号映射到角度值; 基于角度值将所估计的相位信号转换为同相信号和正交信号; 并向解调电路提供同相信号和正交信号。
-
公开(公告)号：US09020066B2
公开(公告)日：2015-04-28
申请号：US13842470
申请日：2013-03-15
Applicant: Innophase, Inc.
Inventor： Yang Xu , Xuejun Zhang
CPC classification number: H04L25/03834 , H03M1/685 , H04L25/0384 , H04L27/34
Abstract: Single-bit transmitter modulator having a digital pulse shaping filter configured to shape data pulses of an inphase signal and quadrature signal; an upsampling filter configured to increase the sample rate of the inphase signal and quadrature signal; a sigma-delta modulator providing a one-bit inphase output signal and a one-bit quadrature output signal; an inphase low-order analog low pass filter coupling the one-bit inphase output signal to an inphase channel input of a quadrature modulator, and a quadrature low-order analog low pass filter coupling the one-bit quadrature output signal to a quadrature channel input of a quadrature modulator; and, wherein the quadrature modulator is connected to a carrier signal generator and is configured to generate an inphase and quadrature modulated carrier.
Abstract translation: 具有数字脉冲整形滤波器的单位发射调制器，被配置为对同相信号和正交信号的数据脉冲进行整形; 上采样滤波器，被配置为增加同相信号和正交信号的采样率; 提供一位同相输出信号和一位正交输出信号的Σ-Δ调制器; 将一位同相输出信号耦合到正交调制器的同相通道输入的同相低阶模拟低通滤波器，以及正交低阶模拟低通滤波器，将一位正交输出信号耦合到正交通道输入 的正交调制器; 并且其中所述正交调制器连接到载波信号发生器并被配置为产生同相和正交调制载波。
-
35.发明授权Receiver architecture and methods for demodulating binary phase shift keying signals 有权用于解调二进制相移键控信号的接收机架构和方法公开(公告)号：US08705663B2
公开(公告)日：2014-04-22
申请号：US14034426
申请日：2013-09-23
Applicant: Innophase Inc.
Inventor： Yang Xu
CPC classification number: H04L27/2272 , H04L27/2071 , H04L27/22
Abstract: A receiver is described. The receiver includes a first injection-locked oscillator having a first input configured to receive a BPSK signal and a second input configured to receive a first frequency reference. The receiver also includes a second injection-locked oscillator having a third input configured to receive the BPSK signal and a fourth input configured to receive a second frequency reference. Further, the receiver includes a first phase-locked loop coupled with the second input of the first injection-locked oscillator. The first phase-locked loop is configured to generate the first frequency reference. And, a second phase-locked loop is coupled with the fourth input of the second injection-locked oscillator. The second phase-locked loop is configured to generate the second frequency reference.
Abstract translation: 描述接收机。 接收机包括第一注入锁定振荡器，其具有被配置为接收BPSK信号的第一输入和被配置为接收第一频率参考的第二输入。 接收机还包括第二注入锁定振荡器，其具有被配置为接收BPSK信号的第三输入和被配置为接收第二频率参考的第四输入。 此外，接收机包括与第一注入锁定振荡器的第二输入耦合的第一锁相环。 第一锁相环被配置为产生第一频率参考。 并且，第二锁相环与第二注入锁定振荡器的第四输入耦合。 第二锁相环被配置为产生第二频率参考。
-
Patent Agency Ranking
36.发明申请Receiver Architecture and Methods for Demodulating Binary Phase Shift Keying Signals 有权用于解调二进制相移键控信号的接收机架构和方法公开(公告)号：US20130195223A1
公开(公告)日：2013-08-01
申请号：US13754819
申请日：2013-01-30
Applicant: Innophase Inc.
Inventor： Yang Xu
IPC: H04L27/227
CPC classification number: H04L27/2272 , H04L27/2071 , H04L27/22
Abstract: A receiver is described. The receiver includes a first injection-locked oscillator having a first input configured to receive a BPSK signal and a second input configured to receive a first frequency reference. The receiver also includes a second injection-locked oscillator having a third input configured to receive the BPSK signal and a fourth input configured to receive a second frequency reference. Further, the receiver includes a first phase-locked loop coupled with the second input of the first injection-locked oscillator. The first phase-locked loop is configured to generate the first frequency reference. And, a second phase-locked loop is coupled with the fourth input of the second injection-locked oscillator. The second phase-locked loop is configured to generate the second frequency reference.
Abstract translation: 描述接收机。 接收机包括第一注入锁定振荡器，其具有被配置为接收BPSK信号的第一输入和被配置为接收第一频率参考的第二输入。 接收机还包括第二注入锁定振荡器，其具有被配置为接收BPSK信号的第三输入和被配置为接收第二频率参考的第四输入。 此外，接收机包括与第一注入锁定振荡器的第二输入耦合的第一锁相环。 第一锁相环被配置为产生第一频率参考。 并且，第二锁相环与第二注入锁定振荡器的第四输入耦合。 第二锁相环被配置为产生第二频率参考。
-
公开(公告)号：US20220013921A1
公开(公告)日：2022-01-13
申请号：US17290681
申请日：2019-11-01
Applicant: Innophase, Inc.
Inventor： Yang Xu , Jeffrey Shamblin
Abstract: A configurable array having a plurality of antenna elements arranged in at least four adjacent groups of array elements on a panel array, the first group of elements having an inter-element spacing based on a transmit signal wavelength, a second group of elements having an inter-element spacing based on a receive signal wavelength, and a third and fourth group of elements having an inter-element spacing based on a wavelength between the transmit signal wavelength and the receive signal wavelength.
-
公开(公告)号：US10728851B1
公开(公告)日：2020-07-28
申请号：US16241988
申请日：2019-01-07
Applicant: Innophase, Inc.
Inventor： Per Konradsson , Yang Xu
Abstract: Selectively enabling an amplitude processing circuit and a phase processing circuit of a wireless station's polar receiver with respect to reception of a beacon signal. Such systems and methods may include sequentially demodulating symbols of the received beacon signal using at least the phase processing circuit to detect a traffic indication signal value in a data payload portion of the received beacon signal. Upon detecting a condition indicating no data traffic for the wireless station, the phase processing circuit may be turned off. The polar receiver may demodulate symbols of the received beacon signal and upon detecting a beacon preamble symbol sequence, shut off the amplitude processing circuit and set the amplitude to a fixed value. The phase processing circuit in conjunction with the fixed amplitude value may be used to demodulate symbols of the beacon signal.
-
公开(公告)号：US10158509B2
公开(公告)日：2018-12-18
申请号：US14863174
申请日：2015-09-23
Applicant: Innophase Inc.
Inventor： Yang Xu , Sara Munoz Hermoso
IPC: H03D3/18 , H03D3/24 , H04L27/227 , H04L27/34
Abstract: Systems and methods are provided for aligning amplitude and phase signals in a polar receiver. A receiver generates digital amplitude and phase signals representing the amplitude and phase of a modulated input signal. At least one of the digital signals is filtered using a fractional delay filter with a variable delay. The delay of the fractional delay filter is adjusted to align the amplitude and phase signals. In some embodiments, an error vector magnitude is determined by comparing in-phase and quadrature values of the signal with values corresponding to a constellation point, and the delay is adjusted based on the error vector magnitude. The fractional delay filter may be a finite impulse response filter with coefficients stored in a lookup table that correspond to different delays.
-
公开(公告)号：US10148230B2
公开(公告)日：2018-12-04
申请号：US15654507
申请日：2017-07-19
Applicant: Innophase, Inc.
Inventor： Yang Xu , Sara Munoz Hermoso
Abstract: A predistortion circuit receives an input polar signal to be transmitted, including an input amplitude signal and an input phase signal. The input polar signal is predistorted using at least one predistortion parameter selected from a lookup table. A phase-and-amplitude modulated radio-frequency signal is generated corresponding to the predistorted polar signal. A copy of the generated radio-frequency signal is provided to a polar receiver. The polar receiver is operated to generate, from the copy of the radio-frequency signal and without information relating to the generated transmit signal, a feedback polar signal including a feedback amplitude signal and a feedback phase signal. The feedback polar signal is compared to the input polar signal, the lookup table is updated in response to the comparison.
-
-
-
-
-
-
-
-
-
Search Results
87
records
(took 0.019 seconds)
