利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

159 条记录 (耗时 0.026 秒)

    METHOD AND DEVICE FOR ITERATIVE DECODING A DATA TRANSFER STRUCTURE
    31.
    发明申请
    METHOD AND DEVICE FOR ITERATIVE DECODING A DATA TRANSFER STRUCTURE 审中-公开
    用于迭代解码数据传输结构的方法和设备

    公开(公告)号：US20160036468A1

    公开(公告)日：2016-02-04

    申请号：US14449554

    申请日：2014-08-01

    申请人： Intel IP Corporation

    发明人： Sebastian ECKERT ,  Joan Anton OLIVELLA ,  Javad RAZAVILAR

    IPC分类号： H03M13/37

    CPC分类号： H03M13/3753 ,  H03M13/09 ,  H03M13/2975 ,  H03M13/6306 ,  H03M13/6525

    摘要： A method for iterative decoding a data transfer structure comprising a plurality of code blocks includes: decoding a code block of the data transfer structure in a first iteration; determining a quantity indicative of a performance of the decoding of the code block; if the quantity indicates a decoding failure, decoding the code block again in subsequent iterations until a stopping criterion is reached, wherein the stopping criterion is based on a predetermined number of iterations per code block and a predetermined number of iterations per data transfer structure.

    摘要翻译： 一种用于迭代解码包括多个码块的数据传输结构的方法包括：在第一次迭代中对数据传输结构的码块进行解码; 确定指示代码块的解码性能的数量; 如果数量指示解码失败，则在随后的迭代中再次对代码块进行解码，直到达到停止标准，其中停止标准基于每个代码块的预定次数的迭代和每个数据传输结构的预定次数的迭代。

    DECODING METHOD, MEMORY STORAGE DEVICE AND MEMORY CONTROL CIRCUIT UNIT
    32.
    发明申请
    DECODING METHOD, MEMORY STORAGE DEVICE AND MEMORY CONTROL CIRCUIT UNIT 审中-公开
    解码方法，存储器存储器和存储器控制电路单元

    公开(公告)号：US20160020784A1

    公开(公告)日：2016-01-21

    申请号：US14477867

    申请日：2014-09-05

    申请人： PHISON ELECTRONICS CORP.

    发明人： Chien-Fu Tseng ,  Tsai-Cheng Lin ,  Yen-Chiao Lai

    IPC分类号： H03M13/11

    CPC分类号： H03M13/1128 ,  G06F11/076 ,  H03M13/255 ,  H03M13/2948 ,  H03M13/3707 ,  H03M13/3746 ,  H03M13/3753 ,  H04L1/005

    摘要： A decoding method, a memory storage device and a memory control circuit unit are provided. The decoding method includes: executing at least one first iteration decoding procedure of an LDPC on a first codeword according to a first clock signal by a correcting circuit; generating a control parameter according to a first iteration count of the first iteration decoding procedure; outputting a second clock signal to the correcting circuit according to the control parameter; and executing at least one second iteration decoding procedure of the LDPC on a second codeword according to the second clock signal by the correcting circuit.

    摘要翻译： 提供了解码方法，存储器存储装置和存储器控制电路单元。 解码方法包括：通过校正电路根据第一时钟信号在第一码字上执行LDPC的至少一个第一迭代解码过程; 根据所述第一迭代解码过程的第一迭代次数生成控制参数; 根据所述控制参数向所述校正电路输出第二时钟信号; 以及通过所述校正电路根据所述第二时钟信号在第二码字上执行所述LDPC的至少一个第二迭代解码过程。

    Method, Apparatus and System for Feeding Back Early Stop Decoding
    33.
    发明申请
    Method, Apparatus and System for Feeding Back Early Stop Decoding 有权
    用于反馈早期停止解码的方法，装置和系统

    公开(公告)号：US20150358135A1

    公开(公告)日：2015-12-10

    申请号：US14758055

    申请日：2013-09-06

    申请人： ZTE CORPORATION

    发明人： Meiying WANG ,  Jiewei DING ,  Tao LIU

    IPC分类号： H04L5/00 ,  H04W72/04 ,  H04W52/14 ,  H04L1/00

    CPC分类号： H04L5/0053 ,  H03M13/2975 ,  H03M13/3753 ,  H03M13/6525 ,  H04L1/0025 ,  H04L1/0029 ,  H04L1/0039 ,  H04L1/0044 ,  H04L1/0053 ,  H04L1/1607 ,  H04W16/00 ,  H04W52/146 ,  H04W72/0413 ,  H04W72/0446

    摘要： A method, apparatus and system for feeding back early stop decoding are provided. The method includes: a terminal side adjusting encoded TFCI bits, and sending the adjusted TFCI bits to a NodeB side via a TFCI domain of an uplink DPCCH (S302); after sending the adjusted TFCI bits to the NodeB side, the terminal side performing a decoding operation on a downlink DPCH, and feeding back, via an idle TFCI domain of the uplink DPCCH, a decoding result to the NodeB side (304). By applying the technical solution, at least one of the problems in the related art that a NodeB cannot obtain a TFCI in time and a terminal side cannot feed back a downlink decoding result in time during early stop decoding can be solved.

    摘要翻译： 提供了一种用于反馈早期停止解码的方法，装置和系统。 该方法包括：终端侧调整编码的TFCI比特，经由上行链路DPCCH的TFCI域将调整后的TFCI比特发送到节点B侧（S302）; 在将调整后的TFCI位发送到NodeB侧之后，终端侧对下行DPCH进行解码动作，并经由上行链路DPCCH的空闲TFCI域向NodeB侧进行解码结果（304）。 通过应用该技术方案，可以解决现有技术中NodeB在时间和终端方面无法获得TFCI的问题中的至少一个在早期停止解码期间无法反馈下行链路解码结果的时间。

    Method and apparatus for controlling a number of decoding iterations of a decoder based on a temperature of an integrated circuit that includes the decoder
    35.
    发明授权
    Method and apparatus for controlling a number of decoding iterations of a decoder based on a temperature of an integrated circuit that includes the decoder 有权
    用于基于包括解码器的集成电路的温度来控制解码器的解码迭代次数的方法和装置

    公开(公告)号：US09071280B1

    公开(公告)日：2015-06-30

    申请号：US14518461

    申请日：2014-10-20

    申请人： Marvell International LTD.

    发明人： Hongying Sheng ,  Zining Wu

    IPC分类号： H03M13/00 ,  H03M13/03 ,  H03M13/29

    CPC分类号： H03M13/2909 ,  H03M13/1111 ,  H03M13/1128 ,  H03M13/2948 ,  H03M13/2957 ,  H03M13/3753 ,  H03M13/3905 ,  H03M13/41 ,  H03M13/6331 ,  H03M13/6343 ,  H04L1/005 ,  H04L1/0051 ,  H04L1/0053

    摘要： An integrated circuit including a first decoder, a second decoder, a sensor, and a controller. The first decoder generates first data by performing a first number of decoding iterations and generates second data after performing all of the first number of decoding iterations. The second decoder performs a second number of decoding iterations and generates soft information based on input samples and/or the second data. Each of the second number of decoding iterations is performed after all of the first number of decoding iterations. The first decoder generates the first data based on the soft information and/or the first data from one of the first number of decoding iterations. The sensor senses a temperature of the integrated circuit. The controller controls, based on the temperature of the integrated circuit, at least one of the first number of decoding iterations or the second number of decoding iterations.

    摘要翻译： 一种集成电路，包括第一解码器，第二解码器，传感器和控制器。 第一解码器通过执行第一数量的解码迭代来生成第一数据，并且在执行所有第一数量的解码迭代之后产生第二数据。 第二解码器执行第二数量的解码迭代，并且基于输入样本和/或第二数据生成软信息。 第二数量的解码迭代中的每一个在所有第一数量的解码迭代之后被执行。 第一解码器基于来自第一数量的解码迭代之一的软信息和/或第一数据生成第一数据。 传感器感测集成电路的温度。 控制器基于集成电路的温度来控制第一数量的解码迭代或第二数量的解码迭代中的至少一个。

    METHOD OF EARLY TERMINATION OF CHANNEL DECODING BY RE-ENCODING
    38.
    发明申请
    METHOD OF EARLY TERMINATION OF CHANNEL DECODING BY RE-ENCODING 有权
    通过重新编码快速终止通道解码的方法

    公开(公告)号：US20140223253A1

    公开(公告)日：2014-08-07

    申请号：US13758483

    申请日：2013-02-04

    申请人： NATIONAL TSING HUA UNIVERSITY

    发明人： Yeong-Luh Ueng ,  Mao Ruei Li

    IPC分类号： G06F11/10

    CPC分类号： H03M13/3776 ,  G06F11/10 ,  H03M13/1128 ,  H03M13/2951 ,  H03M13/2975 ,  H03M13/3738 ,  H03M13/3753

    摘要： A method of early termination for channel decoding by re-encoding according to the invention at least includes a decoding unit, an encoding unit connected to the decoding unit, and a checking unit connected to the decoding unit and the encoding unit; by means of the configuration of the above units, decoded message words produced from the decoding unit are sent back to the encoding unit for re-encoding; the re-encoded words are compared to the decoded codewords by the checking unit; and if they are completely the same, then terminate the decoding action of the decoding unit. It achieves saved power consumption, simplified structure, improved decoding throughput and less hardware complexity.

    摘要翻译： 根据本发明的通过重新编码的信道解码提前终止的方法至少包括解码单元，连接到解码单元的编码单元和连接到解码单元和编码单元的检查单元; 通过上述单元的配置，从解码单元产生的解码消息字被发送回编码单元进行重新编码; 通过检查单元将重新编码的字与解码的码字进行比较; 并且如果它们完全相同，则终止解码单元的解码动作。 实现节省功耗，简化结构，提高解码吞吐量，降低硬件复杂度。

    COMMUNICATION SYSTEM WITH ITERATIVE DETECTOR AND DECODER AND METHOD OF OPERATION THEREOF
    40.
    发明申请
    COMMUNICATION SYSTEM WITH ITERATIVE DETECTOR AND DECODER AND METHOD OF OPERATION THEREOF 有权
    具有迭代检测器和解码器的通信系统及其操作方法

    公开(公告)号：US20130336430A1

    公开(公告)日：2013-12-19

    申请号：US13523824

    申请日：2012-06-14

    申请人： Chun Kin Au Yeung ,  Hanju Kim ,  Jungwon Lee ,  Inyup Kang

    发明人： Chun Kin Au Yeung ,  Hanju Kim ,  Jungwon Lee ,  Inyup Kang

    IPC分类号： H04L27/00 ,  H03M13/09

    CPC分类号： H04L25/03171 ,  H03M13/09 ,  H03M13/2957 ,  H03M13/2966 ,  H03M13/3723 ,  H03M13/3746 ,  H03M13/3753 ,  H03M13/6306 ,  H03M13/6331 ,  H03M13/6525 ,  H03M13/658 ,  H04L1/005 ,  H04L1/1829 ,  H04L25/03891

    摘要： A method of operation of a communication system includes: retaining an a-posteriori detector-data, a detector-extrinsic-information, an a-posteriori-decoder-data, a decoder-extrinsic-value, or a combination thereof calculated from a received signal; determining an a-priori-decoder-information or an a-priori detector-information from the a-posteriori detector-data, the detector-extrinsic-information, the a-posteriori-decoder-data, the decoder-extrinsic-value, or a combination thereof; and adjusting the a-posteriori detector-data, the detector-extrinsic-information, the a-posteriori-decoder-data, the decoder-extrinsic-value, or a combination thereof using the a-priori-decoder-information or the a-priori detector-information for communicating through a device.

    摘要翻译： 一种通信系统的操作方法包括：从接收到的数据，保存一个后验检测器数据，一个检测器 - 外在信息，一个后验解码器数据，一个解码器 - 非本征值或其组合 信号; 从后验检测器数据，检测器外在信息，后验解码器数据，解码器外在值或者解码器外在信号中确定先验解码器信息或先验检测器信息 其组合; 以及使用先验解码器信息或者a-before-解码器信息调整后验检测器数据，检测器外在信息，后验解码器数据，解码器外在值或其组合， 用于通过设备进行通信的先验检测器信息。