-
51.
公开(公告)号:US20070228479A1
公开(公告)日:2007-10-04
申请号:US11308513
申请日:2006-03-31
申请人: Terence Hook , Anda Mocuta , Jeffrey Sleight , Anthony Stamper
发明人: Terence Hook , Anda Mocuta , Jeffrey Sleight , Anthony Stamper
IPC分类号: H01L29/94 , H01L21/8238
CPC分类号: H01L21/84 , H01L21/823807 , H01L21/823878 , H01L27/0251 , H01L27/0629 , H01L27/1203 , H01L27/1207
摘要: A chip includes a CMOS structure having a bulk device disposed in a first region of a semiconductor substrate in conductive communication with an underlying bulk region of the substrate, the first region and the bulk region having a first crystal orientation. A SOI device is disposed in a semiconductor-on-insulator (“SOI”) layer separated from the bulk region of the substrate by a buried dielectric layer, the SOI layer having a different crystal orientation from the first crystal orientation. In one example, the bulk device includes a p-type field effect transistor (“PFET”) and the SOI device includes an n-type field effect transistor (“NFET”) device. Alternatively, the bulk device can include an NFET and the SOI device can include a PFET. When the SOI device has a gate conductor in conductive communication with a gate conductor of the bulk device, charging damage can occur to the SOI device, except for the presence of diodes in reverse-biased conductive communication with the bulk region. The diodes are operable to conduct a discharge current to the bulk region when either a voltage on the gate conductor or a voltage on the source or drain region of the SOI device exceeds a diode's breakdown voltage.
摘要翻译: 芯片包括CMOS结构,其具有设置在半导体衬底的与衬底的下面的主体区域导电连通的第一区域中的本体器件,第一区域和主体区域具有第一晶体取向。 SOI器件设置在绝缘体上半导体(“SOI”)层中,该绝缘体绝缘体(“SOI”)层通过掩埋电介质层与衬底的主体区域分离,SOI层具有与第一晶体取向不同的晶体取向。 在一个示例中,体器件包括p型场效应晶体管(“PFET”),并且SOI器件包括n型场效应晶体管(“NFET”)器件。 或者,体器件可以包括NFET,并且SOI器件可以包括PFET。 当SOI器件具有与本体器件的栅极导体导通的栅极导体时,除了存在与体区域反向偏置导电连通的二极管之外,SOI器件可能发生充电损坏。 当栅极导体上的电压或SOI器件的源极或漏极区域上的电压超过二极管的击穿电压时,二极管可操作以将放电电流传导到体区。
-
公开(公告)号:US20050287823A1
公开(公告)日:2005-12-29
申请号:US10710257
申请日:2004-06-29
IPC分类号: H01L21/31 , H01L21/318 , H01L21/44 , H01L21/8234 , H01L21/8238
CPC分类号: H01L21/3185 , H01L21/0217 , H01L21/02274 , H01L21/823864
摘要: A silicon nitride spacer material for use in forming a PFET device and a method for making the spacer includes the use of a dual-frequency plasma enhanced CVD process wherein the temperature is in the range depositing a silicon nitride layer by means of a low-temperature dual-frequency plasma enhanced CVD process, at a temperature in the range 400° C. to 550° C. The process pressure is in the range 2 Torr to 5 Torr. The low frequency power is in the range 0 W to 50 W, and the high frequency power is in the range 90 W to 110 W. The precursor gases of silane, ammonia and nitrogen flow at flow rates in the ratio 240:3200:4000 sccm. The use of the silicon nitride spacer of the invention to form a PFET device having a dual spacer results in a 10%-15% performance improvement compared to a similar PFET device having a silicon nitride spacer formed by a RTCVD process.
摘要翻译: 用于形成PFET器件的氮化硅间隔物材料和用于制造间隔物的方法包括使用双频等离子体增强CVD工艺,其中温度在通过低温下沉积氮化硅层的范围 双频等离子体增强CVD工艺,温度范围为400°C至550°C。工艺压力范围为2 Torr至5 Torr。 低频功率在0W至50W的范围内,高频功率在90W至110W的范围内。硅烷,氨和氮气的前体气体以240:3200:4000的比例流动 sccm。 与具有通过RTCVD工艺形成的氮化硅间隔物的类似PFET器件相比,使用本发明的氮化硅间隔物形成具有双间隔物的PFET器件导致10%-15%的性能提高。
-
公开(公告)号:US20050236687A1
公开(公告)日:2005-10-27
申请号:US10830347
申请日:2004-04-22
申请人: Kevin Chan , Bruce Doris , Kathryn Guarini , Meikei Ieong , Shreesh Narasimha , Alexander Reznicek , Kern Rim , Devendra Sadana , Leathen Shi , Jeffrey Sleight , Min Yang
发明人: Kevin Chan , Bruce Doris , Kathryn Guarini , Meikei Ieong , Shreesh Narasimha , Alexander Reznicek , Kern Rim , Devendra Sadana , Leathen Shi , Jeffrey Sleight , Min Yang
IPC分类号: H01L27/08 , H01L21/02 , H01L21/20 , H01L21/336 , H01L21/762 , H01L21/8238 , H01L21/84 , H01L27/092 , H01L27/12 , H01L29/04 , H01L29/76 , H01L29/78 , H01L29/786
CPC分类号: H01L29/7842 , H01L21/2022 , H01L21/76275 , H01L21/823807 , H01L21/84 , H01L27/1203 , H01L29/045 , H01L29/78687
摘要: Methods of forming a strained Si-containing hybrid substrate are provided as well as the strained Si-containing hybrid substrate formed by the methods. In the methods of the present invention, a strained Si layer is formed overlying a regrown semiconductor material, a second semiconducting layer, or both. In accordance with the present invention, the strained Si layer has the same crystallographic orientation as either the regrown semiconductor layer or the second semiconducting layer. The methods provide a hybrid substrate in which at least one of the device layers includes strained Si.
摘要翻译: 提供了形成应变含Si的杂化基板的方法以及通过这些方法形成的应变的含Si杂化基板。 在本发明的方法中,形成覆盖重新生长的半导体材料,第二半导体层或两者的应变Si层。 根据本发明,应变Si层具有与再生长半导体层或第二半导电层相同的晶体取向。 该方法提供混合基板,其中至少一个器件层包括应变Si。
-
-