中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

309 records (took 0.028 seconds)

    K-Means Clustered Polyphase Filtering for Sample Rate Conversion in Coherent Polarization Multiplexing Fiber Optic Systems
    61.
    发明申请
    K-Means Clustered Polyphase Filtering for Sample Rate Conversion in Coherent Polarization Multiplexing Fiber Optic Systems 审中-公开
    K均值聚相多相滤波在相干极化复用光纤系统中的采样率转换

    公开(公告)号：US20120082457A1

    公开(公告)日：2012-04-05

    申请号：US12894742

    申请日：2010-09-30

    Applicant: Kai Yang ,  Junqiang Hu ,  Ting Wang

    Inventor： Kai Yang ,  Junqiang Hu ,  Ting Wang

    IPC: H04J14/06

    CPC classification number: H04B10/616

    Abstract: A method for clustered polyphase filtering input data converted from an optical signal converting input data from a serial form into a parallel form, permutating data symbols from the input data to form K clusters, passing the permutated data to an adder and multiplier for each cluster; and adding output of all K multipliers together to form an output.

    Abstract translation: 一种用于将从串行形式的输入数据转换成并行形式的光信号转换的聚簇多相滤波输入数据的方法，从输入数据排列数据符号以形成K个簇，将排列数据传递给每个簇的加法器和乘法器; 并将所有K个乘法器的输出相加在一起以形成输出。

    Method and device for flow counting and automatically calculating internet connection fee
    62.
    发明申请
    Method and device for flow counting and automatically calculating internet connection fee 有权
    流量计算方法和装置，并自动计算互联网连接费

    公开(公告)号：US20120082059A1

    公开(公告)日：2012-04-05

    申请号：US13257922

    申请日：2009-08-21

    Applicant: Ting Wang ,  Xinqi Wu

    Inventor： Ting Wang ,  Xinqi Wu

    IPC: H04W4/26

    CPC classification number: H04W4/24 ,  H04L12/14 ,  H04L12/1421 ,  H04L12/1485 ,  H04M15/8214 ,  H04M15/83 ,  H04M15/835 ,  H04M15/8355 ,  H04M2215/204 ,  H04M2215/22 ,  H04M2215/782

    Abstract: The present disclosure discloses a method for traffic counting, in which an address space for storing the traffic data of a user is allocated in a wireless network card. The method includes the following steps of: within a preset counting period, counting uplink traffic and downlink traffic after the wireless network card accesses the network, and updating the traffic data of the current online user stored in the address space of the wireless network card. The present disclosure also provides a method for automatically calculating a cost of surfing a network, including the following steps of: monitoring updated charging standards in real time or periodically; within a preset counting period, counting uplink traffic and downlink traffic and updating the traffic data corresponding to the current user; and within a preset charging period, calculating the current cost of surfing a network of the current day or the current month according to a charging standard for surfing the network and the traffic data of the current user. Accordingly, the present disclosure further provides a device for traffic counting and a device for automatically calculating a cost of surfing a network.

    Abstract translation: 本公开公开了一种用于业务计数的方法，其中用于存储用户的业务数据的地址空间被分配在无线网卡中。 该方法包括以下步骤：在预设计数周期内，对无线网卡访问网络后的上行流量和下行流量进行计数，并更新存储在无线网卡地址空间中的当前在线用户的流量数据。 本公开还提供了一种用于自动计算网络冲浪成本的方法，包括以下步骤：实时或周期性地监视更新的计费标准; 在预设计数周期内，计数上行流量和下行流量，并更新与当前用户对应的流量数据; 并且在预设充电期间内，根据用于上网的充电标准和当前用户的流量数据，计算当前日或当前月份的网络冲浪的当前成本。 因此，本公开还提供了一种用于交通计数的装置和用于自动计算上网冲浪成本的装置。

    LDPC codes and stochastic decoding for optical transmission
    64.
    发明授权
    LDPC codes and stochastic decoding for optical transmission 有权
    用于光传输的LDPC码和随机解码

    公开(公告)号：US08099645B2

    公开(公告)日：2012-01-17

    申请号：US12195525

    申请日：2008-08-21

    Applicant: Ivan B. Djordjevic ,  Lei Xu ,  Ting Wang

    Inventor： Ivan B. Djordjevic ,  Lei Xu ,  Ting Wang

    IPC: G06F11/00

    CPC classification number: H04L1/0057 ,  H03M13/1128 ,  H03M13/6569 ,  H03M13/6577 ,  H04L1/005

    Abstract: A method for error correction and a decoder using low density parity check (LDPC) codes includes initializing extrinsic probability information between variable nodes and check nodes in a bipartite graph including generating a Bernoulli sequence according to a probability of a bit having a value one. Parity checking is performed in accordance with a parity check equation. If the parity check equation is not satisfied, then extrinsic information is updated in check nodes from variable nodes using a parity node update logic circuit in a first half iteration, extrinsic information is updated in variable nodes from check nodes using a variable node update logic circuit in a second half iteration, and the variable nodes are updated with a probability based upon the extrinsic information passed between check nodes and variable nodes wherein the probability represents a likelihood that an ith bit is a one. Information bits are passed when the parity check equation is satisfied or a predetermined number of iterations has been reached.

    Abstract translation: 用于纠错的方法和使用低密度奇偶校验（LDPC）码的解码器包括在二分图中的可变节点和校验节点之间初始化外在概率信息，包括根据具有值1的比特的概率生成伯努利序列。 根据奇偶校验方程执行奇偶校验。 如果奇偶校验方程不满足，则在第一半迭代中使用奇偶校验节点更新逻辑电路，从可变节点的校验节点中更新外部信息，使用可变节点更新逻辑电路从校验节点在变量节点中更新外部信息 在第二半迭代中，并且基于在校验节点和可变节点之间传递的外部信息的概率来更新变量节点，其中概率表示第i位是一个的可能性。 当满足奇偶校验等式或达到预定数量的迭代时，信息比特被传递。

    Photonic filter bank for high-speed analog-to-digital conversion
    69.
    发明授权
    Photonic filter bank for high-speed analog-to-digital conversion 有权
    用于高速模数转换的光子滤波器组

    公开(公告)号：US07973688B2

    公开(公告)日：2011-07-05

    申请号：US12200219

    申请日：2008-08-28

    Applicant: Yue-Kai Huang ,  Ting Wang ,  Philip Nan Ji

    Inventor： Yue-Kai Huang ,  Ting Wang ,  Philip Nan Ji

    IPC: H03M1/00

    CPC classification number: G02F7/00

    Abstract: An analog to digital converter (ADC) structure and method includes a photonic filter bank having at least two filters. The at least two filters are configured to create a corresponding spectral tributary from an input signal at a target rate, and the at least two filters are configured to exhibit orthogonality properties between respective tributaries. An optical/electrical (O/E) converter is coupled to each of the at least two filters in a respective spectral tributary to convert an optical input to an electrical output. An analog to digital converter (ADC) is coupled to each of the O/E converters in a respective spectral tributary to sample the electrical output at a fraction of a target rate and to convert a sampled analog electrical output into a digital signal. A synthesis filter is coupled to each of the ADCs in a respective spectral tributary to reconstruct the input signal digitally at the target rate.

    Abstract translation: 模数转换器（ADC）结构和方法包括具有至少两个滤波器的光子滤波器组。 所述至少两个滤波器被配置为以目标速率从输入信号创建相应的频谱支路，并且所述至少两个滤波器被配置为在各个支路之间呈现正交性质。 光/电（O / E）转换器耦合到相应频谱支路中的至少两个滤波器中的每一个，以将光输入转换成电输出。 模数转换器（ADC）被耦合到相应频谱支路中的每个O / E转换器，以一小部分目标速率对电输出进行采样，并将采样的模拟电输出转换为数字信号。 合成滤波器耦合到相应频谱支路中的每个ADC，以目标速率数字地重构输入信号。

    Virtual circuit connectivity verification insertion for packet loss control in pseudowire
    70.
    发明授权
    Virtual circuit connectivity verification insertion for packet loss control in pseudowire 有权
    虚拟电路连接验证插入伪线中的丢包控制

    公开(公告)号：US07839784B2

    公开(公告)日：2010-11-23

    申请号：US12178132

    申请日：2008-07-23

    Applicant: Yuanqiu Luo ,  Si Yin ,  Ting Wang

    Inventor： Yuanqiu Luo ,  Si Yin ,  Ting Wang

    IPC: H04L12/26 ,  H04L12/56

    CPC classification number: H04L47/10 ,  H04L12/4633 ,  H04L47/263 ,  H04L47/283 ,  H04L47/34

    Abstract: A method includes inserting a virtual circuit connectivity verification packet into aggregated traffic of m packets transmitted over multiple pseudowires in a network path, replying to the transmitted m packets with a virtual circuit connectivity verification packet with a packet loss indication when at least one packet loss is detected in an m packet group, and adjusting a rate of transmitting the aggregated m packets responsive to the packet loss indication. In the preferred embodiment the multiple pseudowires are one of constant bit rate and variable bit rate and the adjusting of the rate includes rate adjustment of variable bit rate pseudowires.

    Abstract translation: 一种方法包括将虚拟电路连通性验证分组插入到在网络路径中通过多个伪线发送的m个分组的聚合流量中，当至少一个分组丢失为零时，用具有分组丢失指示的虚拟电路连接性验证分组回复所发送的m个分组 在m个分组组中检测，并且响应于分组丢失指示来调整发送聚合的m个分组的速率。 在优选实施例中，多个伪线是恒定比特率和可变比特率之一，并且速率的调整包括可变比特率伪线的速率调整。

Patent Agency Ranking