Automation system for merging automation components
    1.
    发明授权
    Automation system for merging automation components 失效
    用于合并自动化组件的自动化系统

    公开(公告)号:US06757568B2

    公开(公告)日:2004-06-29

    申请号:US09886020

    申请日:2001-06-21

    CPC classification number: G05B19/4145 G05B19/0426 G05B19/056

    Abstract: The present invention relates to an automation system in which a functionality of at least two components from a programmable logic controller which can be regulated as required and/or from a drive controller which regulates rotation speed and/or position, and/or from a motion controller which regulates complex operations is integrated. The integrated controller constructed in this way can additionally have a single processor equipped with every functionality, further specific interfaces incorporation of engineering system and runtime system (RS) into the integrated controller, a web server functionality, a project data configuration using a single control action and an integrated, extensive data management unit (DM).

    Abstract translation: 本发明涉及一种自动化系统,其中来自可编程逻辑控制器的至少两个组件的功能性可根据需要和/或来自调节旋转速度和/或位置和/或运动的驱动控制器进行调节 控制复杂操作的控制器是集成的。 以这种方式构建的集成控制器还可以具有配备有每个功能的单个处理器,将进一步的特定接口将工程系统和运行时系统(RS)结合到集成控制器中,web服务器功能,使用单个控制动作的项目数据配置 以及一个综合的,广泛的数据管理单元(DM)。

    Information transmission method for transmitting digital information
    2.
    发明授权
    Information transmission method for transmitting digital information 失效
    用于传输数字信息的信息传输方法

    公开(公告)号:US5600671A

    公开(公告)日:1997-02-04

    申请号:US439556

    申请日:1995-05-11

    CPC classification number: G05B19/0423 H04L12/403

    Abstract: A modular programmable controller, comprised of a central processing unit and peripheral units, has a serial bus system in the form of a shift register. The total length of the shift register is equal to the sum of the individual register lengths of the bus interface connections of the peripheral units. The individual register lengths of the bus interface connections are dependent upon command and peripheral units. The individual register lengths amount to between 0 and 40 bits. This results in an exceptionally efficient exchange of information between the central processing unit and peripheral units.

    Abstract translation: 由中央处理单元和外围单元组成的模块化可编程控制器具有移位寄存器形式的串行总线系统。 移位寄存器的总长度等于外围单元的总线接口连接的各个寄存器长度之和。 总线接口连接的各个寄存器长度取决于命令和外设。 单个寄存器长度在0到40位之间。 这导致中央处理单元和外围单元之间的信息交换非常有效。

    Processing unit with an improved ability to coordinate the execution of
multiple tasks with varying priorities
    3.
    发明授权
    Processing unit with an improved ability to coordinate the execution of multiple tasks with varying priorities 失效
    处理单元具有改进的能力,可以协调不同优先级的多个任务的执行

    公开(公告)号:US6148322A

    公开(公告)日:2000-11-14

    申请号:US341813

    申请日:1994-11-18

    CPC classification number: G06F9/4837

    Abstract: The present invention provides a processing unit with an improved ability to coordinate the execution of multiple tasks with varying priorities. Tasks to be executed are assigned both a request condition and a terminating condition, with the processing unit initiating execution of the task with the highest priority whose request condition is satisfied. In general, the processing unit terminates an executing task once the terminating condition of that task is satisfied, and then initiates execution of the next highest-priority task with a satisfied request condition. However, the processing unit may abort execution of a task (other than the highest-priority task) if the request condition of a higher-priority task becomes satisfied. Moreover, the processing unit ensures the highest-priority task does not monopolize system resources by tracking the elapsed execution time and terminating the highest-priority task if this elapsed time exceeds a predetermined maximum, in which case the processing unit initiates execution of the next highest priority task with a satisfied request condition.

    Abstract translation: 本发明提供一种处理单元,其具有改进的能力,以协调具有不同优先级的多个任务的执行。 要执行的任务被分配请求条件和终止条件,处理单元开始执行请求条件满足的最高优先级的任务。 通常,一旦满足该任务的终止条件,则处理单元终止执行任务,然后以满足的请求条件开始执行下一个最高优先级任务。 然而,如果较高优先级任务的请求条件满足,则处理单元可以中止任务(除最高优先级任务之外)的执行。 此外,处理单元通过跟踪经过的执行时间并终止最高优先级的任务,如果该经过时间超过预定的最大值,则确保最高优先级的任务不会垄断系统资源,在这种情况下,处理单元启动下一个最高优先级的执行 具有满足请求条件的优先任务。

    Central processing unit for a process control system
    4.
    发明授权
    Central processing unit for a process control system 失效
    用于过程控制系统的中央处理单元

    公开(公告)号:US06184904B2

    公开(公告)日:2001-02-06

    申请号:US08127924

    申请日:1993-09-28

    CPC classification number: G05B19/0421

    Abstract: A process system, for example a storage-programmable control, having a central unit (1) and a number of peripheral devices, for instance I/O assemblies, controller assemblies, etc., which are connected to the central unit (1) via a bus system (7). The central unit (1) includes two processor systems (2, 4) which are separate from each other, one processor system (2) processing real-time tasks and one processor system (4) processing tasks which are not time-critical. The bus system (7) is split into two separate, individual buses (7′, 7″) which are associated with the processor systems (2, 4). In this way, the processor systems (2, 4) are uncoupled from each other upon access to the bus system (7).

    Abstract translation: 具有中央单元(1)和多个外围设备(例如I / O组件,控制器组件等)的处理系统,例如存储可编程控制器,其连接到中央单元(1),经由 总线系统(7)。 中央单元(1)包括彼此分离的两个处理器系统(2,4),一个处理系统(2)处理实时任务和一个处理器系统(4)处理不是时间关键的任务。 总线系统(7)被分成与处理器系统(2,4)相关联的两个独立的单独总线(7',7“)。 以这种方式,处理器系统(2,4)在接入总线系统(7)时彼此分离。

Patent Agency Ranking