METHOD OF CONTROLLING A PFC STAGE OPERATING IN BOUNDARY CONDUCTION MODE, A PFC STAGE, AND AN SMPS
    2.
    发明申请
    METHOD OF CONTROLLING A PFC STAGE OPERATING IN BOUNDARY CONDUCTION MODE, A PFC STAGE, AND AN SMPS 有权
    控制PFC边界运行模式的PFC级,PFC级和SMPS的方法

    公开(公告)号:US20120008350A1

    公开(公告)日:2012-01-12

    申请号:US12957121

    申请日:2010-11-30

    CPC classification number: H02M1/4208 H02M1/12 Y02B70/126

    Abstract: For many applications an SMPS is designed to operate in boundary conduction mode. As the load decreases the switching frequency increases, and so the concept of valley skipping may be used in which the switching frequency is clamped, by delaying to turn on the time of the active switch, for an integral number of cycles of a resonant circuit in the SMPS. With further reduction of the load, additional valleys may be skipped. However, each change in the number of valleys skipped results in a step in the input current that is drawn, distorting the ideal mains sine wave, thereby increasing unwanted harmonics.Consistent with an example embodiment, there is a control method which reduces the steps: instead of a constant on-time for the switch, the duration of the on-time is increased each time an additional valley to be skipped. The predetermined increase may be either a fixed fractional increase or a further additional increment; it may be determined by a small regulation loop that multiplies the on-time from the main loop with a factor equal to the ratio between measured period time and the sum of primary and secondary stroke times.

    Abstract translation: 对于许多应用,SMPS被设计为在边界传导模式下工作。 随着负载减小,开关频率增加,因此可以使用谷跳越的概念,其中开关频率被钳位,通过延迟有源开关的时间来导通谐振电路的整数个周期 SMPS。 随着负载的进一步减少,可能会跳过额外的谷。 然而,跳过的谷数的每个变化导致所绘制的输入电流的步长,使理想的主电源正弦波失真,从而增加不需要的谐波。 与示例性实施例一致,存在一种减少以下步骤的控制方法:代替开关的导通时间不变,导通时间的持续时间每次要被跳过的额外谷值增加。 预定增加可以是固定的分数增加或另外的附加增量; 可以通过小的调节回路来确定将主回路的导通时间与等于测量的周期时间与初级和次级行程时间的总和之间的比率的系数相乘的因子。

    POWER FACTOR CORRECTION STAGE
    3.
    发明申请
    POWER FACTOR CORRECTION STAGE 有权
    功率因数校正阶段

    公开(公告)号:US20110188273A1

    公开(公告)日:2011-08-04

    申请号:US12981128

    申请日:2010-12-29

    CPC classification number: H02M3/1584 H02M1/4225 Y02B70/126

    Abstract: A power factor correction stage comprising: an input terminal configured to receive an input signal; an output terminal configured to provide an output signal; a first converter stage and one or more further converter stages, wherein each of the converter stages is connected to the input terminal and the output terminal, and each converter stage comprises a switch; and a controller configured to operate the switches of the converter stages. The controller is configured to operate the switch of the one or more further converter stages at a period of time after operation of the switch of the first converter stage for a current switching cycle, wherein the period of time corresponds to a proportion of the switching frequency for an earlier switching cycle that does not correspond to substantially the period of the earlier switching cycle divided by the number of converter stages.

    Abstract translation: 一种功率因数校正级,包括:输入端,被配置为接收输入信号; 输出端子,被配置为提供输出信号; 第一转换器级和一个或多个其它转换器级,其中每个转换器级连接到输入端子和输出端子,并且每个转换器级包括开关; 以及控制器,被配置为操作所述转换器级的开关。 控制器被配置为在当前开关周期的第一转换器级的开关操作之后的一段时间内操作一个或多个其它转换器级的开关,其中该时间段对应于开关频率的比例 对于较早的开关周期,其基本上不对应于较早开关周期的周期除以转换器级的数量。

    Surge protection circuit
    4.
    发明授权
    Surge protection circuit 有权
    浪涌保护电路

    公开(公告)号:US09007730B2

    公开(公告)日:2015-04-14

    申请号:US12980554

    申请日:2010-12-29

    CPC classification number: H02M1/4208 Y02B70/126

    Abstract: A surge protection circuit for a circuit having a rectification module. The surge protection circuit includes a first diode, a second diode, a capacitor and a discharge device. The anode of the first diode is connected to a first input of the rectification module, and the anode of the second diode is connected to a second input of the rectification module. The cathodes of the first and second diodes are both connected to the first plate of the capacitor. The second plate of the capacitor is connected to the negative output of the rectification module. The capacitor is configured such that it is consistently charged to substantially the peak value of a supply voltage during normal operation between surge events. The discharge device is connected to the first plate of the capacitor and is configured to discharge the capacitor when the voltage across the capacitor is in excess of the peak of the maximum value of the normal supply voltage and not discharge the capacitor when the voltage across the capacitor is not in excess of the peak of the maximum value of the normal supply voltage.

    Abstract translation: 一种具有整流模块的电路的浪涌保护电路。 浪涌保护电路包括第一二极管,第二二极管,电容器和放电装置。 第一二极管的阳极连接到整流模块的第一输入端,第二二极管的阳极连接到整流模块的第二输入端。 第一和第二二极管的阴极都连接到电容器的第一板。 电容器的第二板连接到整流模块的负极输出端。 电容器被配置为使得其在浪涌事件之间的正常操作期间一直被充电到基本上电源电压的峰值。 放电装置连接到电容器的第一板,并且当电容器两端的电压超过正常电源电压的最大值的峰值时,对电容器进行放电,并且当跨过电容器的电压 电容器不超过正常电源电压最大值的峰值。

    Power factor correction stage with an adjustable delay time
    6.
    发明授权
    Power factor correction stage with an adjustable delay time 有权
    功率因数校正级,延时可调

    公开(公告)号:US08614902B2

    公开(公告)日:2013-12-24

    申请号:US12981128

    申请日:2010-12-29

    CPC classification number: H02M3/1584 H02M1/4225 Y02B70/126

    Abstract: A power factor correction stage comprising: an input terminal configured to receive an input signal; an output terminal configured to provide an output signal; a first converter stage and one or more further converter stages, wherein each of the converter stages is connected to the input terminal and the output terminal, and each converter stage comprises a switch; and a controller configured to operate the switches of the converter stages. The controller is configured to operate the switch of the one or more further converter stages at a period of time after operation of the switch of the first converter stage for a current switching cycle, wherein the period of time corresponds to a proportion of the switching frequency for an earlier switching cycle that does not correspond to substantially the period of the earlier switching cycle divided by the number of converter stages.

    Abstract translation: 一种功率因数校正级,包括:输入端,被配置为接收输入信号; 输出端子,被配置为提供输出信号; 第一转换器级和一个或多个其它转换器级,其中每个转换器级连接到输入端子和输出端子,并且每个转换器级包括开关; 以及控制器,被配置为操作所述转换器级的开关。 控制器被配置为在当前开关周期的第一转换器级的开关操作之后的一段时间内操作一个或多个其它转换器级的开关,其中该时间段对应于开关频率的比例 对于较早的开关周期,其基本上不对应于较早开关周期的周期除以转换器级的数量。

    Switched mode converter and methods of controlling switched mode converters
    7.
    发明授权
    Switched mode converter and methods of controlling switched mode converters 有权
    开关模式转换器和控制开关模式转换器的方法

    公开(公告)号:US09263955B2

    公开(公告)日:2016-02-16

    申请号:US14342724

    申请日:2012-09-03

    Abstract: A method is disclosed of controlling a switched mode converter comprising a switch and for providing power to device having a load, comprising: in response to the load exceeding a first threshold, operating in a first mode, being a CCM; in response to the load exceeding a second threshold and not exceeding the first threshold, operating in second mode, being a BCM without valley skipping wherein the switching frequency increases with decreasing load; in response to the load exceeding a third threshold and not exceeding the second threshold, operating in a third mode, being a BCM with valley skipping, wherein the switching frequency depends on the load and the number of valleys skipped and is between a fixed upper and a lower switching frequency limit; and in response to the load not exceeding the third threshold, operating in a fourth mode, being a BCM with valley skipping, wherein the switching frequency depends on at least the load, and is between an upper and a lower switching frequency limit wherein the upper switching frequency limit decreases with decreasing load. A switched mode converter controlled by such a method is also disclosed.

    Abstract translation: 公开了一种控制包括开关并用于向具有负载的装置提供电力的开关模式转换器的方法,包括:响应于所述负载超过第一阈值,以第一模式操作,为CCM; 响应于所述负载超过第二阈值且不超过所述第一阈值,在第二模式下操作,所述BCM不具有谷跳跃,其中所述开关频率随负载减小而增加; 响应于超过第三阈值并且不超过第二阈值的负载,以第三模式操作,作为具有谷跳跃的BCM,其中开关频率取决于跳过的负载和谷数,并且在固定的上限和 低开关频率限制; 并且响应于不超过第三阈值的负载,以第四模式操作,作为具有谷跳跃的BCM,其中开关频率至少取决于负载,并且处于上和下开关频率极限之间,其中上部 开关频率限制随负载减小而减小。 还公开了通过这种方法控制的开关模式转换器。

    Power factor correction (PFC) circuit and method therefor
    9.
    发明授权
    Power factor correction (PFC) circuit and method therefor 有权
    功率因数校正(PFC)电路及其方法

    公开(公告)号:US08441237B2

    公开(公告)日:2013-05-14

    申请号:US12981142

    申请日:2010-12-29

    CPC classification number: H02M1/4208 Y02B70/126

    Abstract: Consistent with an example embodiment, a circuit comprises a power factor correction stage having a DC input, a ground input, a DC output and a ground output. The circuit further includes a capacitor; a diode; and a discharge circuit. A first terminal of the diode is connected to an input of the power factor correction stage, a second terminal of the diode is connected to the first plate of the capacitor; and the second plate of the capacitor is connected to the other input of the PFC stage. The discharge circuit is connected to the capacitor and is configured to discharge the capacitor such that it contributes to the output of the PFC stage when the level of a signal at the input of the PFC stage falls below a threshold value.

    Abstract translation: 与示例实施例一致,电路包括具有DC输入,接地输入,DC输出和接地输出的功率因数校正级。 电路还包括电容器; 二极管 和放电电路。 二极管的第一端子连接到功率因数校正级的输入端,二极管的第二端子连接到电容器的第一板; 并且电容器的第二板连接到PFC级的另一个输入端。 放电电路连接到电容器,并且被配置为放电电容器,使得当PFC级的输入端的信号电平低于阈值时,它有助于PFC级的输出。

Patent Agency Ranking