-
1.发明授权Audio processor, input/output processing apparatus, and information processing apparatus 有权音频处理器，输入/输出处理装置和信息处理装置公开(公告)号：US07684884B2
公开(公告)日：2010-03-23
申请号：US11830981
申请日：2007-07-31
摘要： There is provided an information processing apparatus in which a CPU and an audio processing unit are coupled by a bus. The audio processing unit includes a ring buffer that temporarily retains audio data, and performs an input/output process of the audio data. An interrupt signal generator generates a buffer empty signal, when the audio data is output from a buffer in the ring buffer and the buffer is empty, decimates the buffer empty signal in accordance with a sampling frequency of audio, and then feeds the interrupt signal that survives the decimation to the CPU. The CPU, upon receiving the buffer empty signal, issues a DMA transfer instruction for writing the audio data into the empty buffer in the ring buffer.
摘要翻译： 提供了一种信息处理装置，其中CPU和音频处理单元通过总线耦合。 音频处理单元包括临时保留音频数据的环形缓冲器，并且执行音频数据的输入/输出处理。 中断信号发生器产生缓冲器空信号，当音频数据从环形缓冲器中的缓冲器输出并且缓冲器为空时，根据音频采样频率抽取缓冲器空信号，然后将中断信号 对CPU进行抽取生存。 CPU在接收到缓冲区空信号后发出DMA传输指令，用于将音频数据写入环形缓冲区中的空缓冲区。
-
2.发明申请Audio Processor, Input/Output Processing Apparatus, and Information Processing Apparatus 有权音频处理器，输入/输出处理装置和信息处理装置公开(公告)号：US20080071958A1
公开(公告)日：2008-03-20
申请号：US11830981
申请日：2007-07-31
IPC分类号： G06F13/24
摘要： There is provided an information processing apparatus in which a CPU and an audio processing unit are coupled by a bus. The audio processing unit includes a ring buffer that temporarily retains audio data, and performs an input/output process of the audio data. An interrupt signal generator generates a buffer empty signal, when the audio data is output from a buffer in the ring buffer and the buffer is empty, decimates the buffer empty signal in accordance with a sampling frequency of audio, and then feeds the interrupt signal that survives the decimation to the CPU. The CPU, upon receiving the buffer empty signal, issues a DMA transfer instruction for writing the audio data into the empty buffer in the ring buffer.
摘要翻译： 提供了一种信息处理装置，其中CPU和音频处理单元通过总线耦合。 音频处理单元包括临时保留音频数据的环形缓冲器，并且执行音频数据的输入/输出处理。 中断信号发生器产生缓冲器空信号，当音频数据从环形缓冲器中的缓冲器输出并且缓冲器为空时，根据音频采样频率抽取缓冲器空信号，然后将中断信号 对CPU进行抽取生存。 CPU在接收到缓冲区空信号后发出DMA传输指令，用于将音频数据写入环形缓冲区中的空缓冲区。
-
公开(公告)号：US06291757B1
公开(公告)日：2001-09-18
申请号：US09466721
申请日：1999-12-17
申请人： Kaoru Yamanoue
发明人： Kaoru Yamanoue
IPC分类号： G01H118
CPC分类号： G10H7/004
摘要： It is an object of the present invention to, in the music data processing apparatus, reduce the complex processings in each of the computing units and access to the shared region of the main memory unit and to generate more efficiently the music data. According to the music data processing apparatus, the computing units (31) to (33) of the operating device unit (2) perform specified operations on data necessary for generating music that is stored in a main memory (3) and store “1” as the respective flags indicating the completion of the operating process in a synchronization notification information designating part (9) of the main memory (3). A synchronization notification information processing part (5) has a synchronization notification information switching part (13) which, in response to a control signal from a CPU (42), determines whether or not all of the processes of the computing units (31) to (33) have been completed according to whether or not all of the stored flags “1” have been received. The apparatus also includes a synchronization notification information operation part (14) which receives those determination results, and provides them to status holding parts of the computing units (31) to (33).
摘要翻译： 本发明的目的在于，在音乐数据处理装置中，减少了每个计算单元中的复杂处理和对主存储器单元的共享区域的访问，并且更有效地产生了音乐数据。 根据音乐数据处理装置，操作装置单元（2）的计算单元（31）至（33）对存储在主存储器（3）中的音乐产生所需的数据执行指定的操作并存储“1” 作为指示主存储器（3）的同步通知信息指定部（9）中的操作处理完成的各个标志。 同步通知信息处理部（5）具有同步通知信息切换部（13），其响应于来自CPU（42）的控制信号，判断计算单元（31）的所有处理是否为 （33）已经根据是否已经接收到所有存储的标志“1”已经完成。 该装置还包括接收这些确定结果并将其提供给计算单元（31）至（33）的状态保持部分的同步通知信息操作部分（14）。
-
公开(公告)号：US20060085795A1
公开(公告)日：2006-04-20
申请号：US11231342
申请日：2005-09-20
申请人： Yoshinori Washizu , Motoi Kaneko , Sachiyo Aoki , Kaoru Yamanoue
发明人： Yoshinori Washizu , Motoi Kaneko , Sachiyo Aoki , Kaoru Yamanoue
IPC分类号： G06F9/46
CPC分类号： G06T1/60 , G06F12/0223
摘要： A graphic memory is space-divided into a first area and a second area. In the first area, a task corresponding to a predetermined application is executed regardless of which task is processed by a main processor. A switchable area is divided in time so that data related to tasks corresponding to a plurality of applications is sequentially stored in the switchable area in accordance with task switching in the main processor.
-
公开(公告)号：US07779172B2
公开(公告)日：2010-08-17
申请号：US11515396
申请日：2006-09-01
IPC分类号： G06F13/28 , G06F15/167
CPC分类号： G06F13/32
摘要： A DMA controller controls DMA transfer in an information processing system. Input and output devices are a transfer source or a transfer destination in DMA transfer and request DMA transfer. A DMAC activating unit is provided with an event monitoring unit and an event register. The event register registers an event subject to monitoring. The event monitoring unit detects an event generated in the input and output devices and determines whether the detected event matches an event registered in the event register. If it is determined that the events match, the event monitoring unit activates the DMA controller.
摘要翻译： DMA控制器控制信息处理系统中的DMA传输。 输入和输出设备是DMA传输中的传输源或传输目的地，并请求DMA传输。 DMAC激活单元设置有事件监视单元和事件寄存器。 事件寄存器注册一个需要监视的事件。 事件监视单元检测在输入和输出设备中产生的事件，并确定检测到的事件是否与登记在事件寄存器中的事件相匹配。 如果确定事件匹配，则事件监视单元激活DMA控制器。
-
公开(公告)号：US20070130381A1
公开(公告)日：2007-06-07
申请号：US11515396
申请日：2006-09-01
IPC分类号： G06F3/00
CPC分类号： G06F13/32
摘要： A DMA controller controls DMA transfer in an information processing system. Input and output devices are a transfer source or a transfer destination in DMA transfer and request DMA transfer. A DMAC activating unit is provided with an event monitoring unit and an event register. The event register registers an event subject to monitoring. The event monitoring unit detects an event generated in the input and output devices and determines whether the detected event matches an event registered in the event register. If it is determined that the events match, the event monitoring unit activates the DMA controller.
摘要翻译： DMA控制器控制信息处理系统中的DMA传输。 输入和输出设备是DMA传输中的传输源或传输目的地，并请求DMA传输。 DMAC激活单元设置有事件监视单元和事件寄存器。 事件寄存器注册一个需要监视的事件。 事件监视单元检测在输入和输出设备中产生的事件，并确定检测到的事件是否与登记在事件寄存器中的事件相匹配。 如果确定事件匹配，则事件监视单元激活DMA控制器。
-
7.发明授权Tone generation device and tone generation method, and distribution medium therefor 失效音调发生装置和音调生成方法及其分配介质公开(公告)号：US06344606B1
公开(公告)日：2002-02-05
申请号：US09466636
申请日：1999-12-17
申请人： Kaoru Yamanoue
发明人： Kaoru Yamanoue
IPC分类号： G10H700
CPC分类号： G10H7/004
摘要： A tone generation device includes a computation unit which consists of multiple computation devices, a sheet music data analysis unit which reads data from a sheet music data holding unit and a waveform data holding unit and computes the sum total of the amount of processing based on this data. The tone generation device further includes a computation processing allocation instruction unit, a computation unit processing procedure holding unit and a processing routine holding unit. Based on the computed sum total of the amount of processing, the computation unit processing allocation instruction unit determines the amount of processing for each computation device so that it is an amount of processing that matches the capacity of each computation device, and sets a processing procedure in accordance with the determined amounts of processing. The set processing procedure is held in the computation unit processing procedure holding unit. Each computation device of the computation unit generates tones in accordance with the procedure held in the computation unit processing procedure holding unit and the routine held in processing routine holding unit.
摘要翻译： 乐音产生装置包括由多个计算装置组成的计算单元，从乐谱数据保持单元读取数据的乐谱数据分析单元和波形数据保持单元，并且基于该计算装置计算处理量的总和 数据。 乐音产生装置还包括计算处理分配指令单元，计算单元处理过程保存单元和处理例程保存单元。 计算单元处理分配指令单元基于计算出的处理量的总和，确定每个计算装置的处理量，使其为与每个计算装置的容量相匹配的处理量，并且设定处理程序 按照确定的处理量。 所述设定处理过程被保存在所述运算单元处理过程保持单元中。 计算单元的每个计算装置根据保存在计算单元处理过程保持单元中的过程和保存在处理例程保持单元中的例程来生成音调。
-
公开(公告)号：US07612781B2
公开(公告)日：2009-11-03
申请号：US11231342
申请日：2005-09-20
申请人： Yoshinori Washizu , Motoi Kaneko , Sachiyo Aoki , Kaoru Yamanoue
发明人： Yoshinori Washizu , Motoi Kaneko , Sachiyo Aoki , Kaoru Yamanoue
CPC分类号： G06T1/60 , G06F12/0223
摘要： A graphic memory is space-divided into a first area and a second area. In the first area, a task corresponding to a predetermined application is executed regardless of which task is processed by a main processor. A switchable area is divided in time so that data related to tasks corresponding to a plurality of applications is sequentially stored in the switchable area in accordance with task switching in the main processor.
摘要翻译： 图形存储器被空间划分为第一区域和第二区域。 在第一区域中，执行与预定应用相对应的任务，而不管主处理器处理哪个任务。 可切换区域在时间上被划分，使得与多个应用相对应的任务相关的数据根据主处理器中的任务切换顺序存储在可切换区域中。
-
公开(公告)号：US5767430A
公开(公告)日：1998-06-16
申请号：US565988
申请日：1995-12-01
申请人： Kaoru Yamanoue , Ayako Okita , Takeshi Hashimoto
发明人： Kaoru Yamanoue , Ayako Okita , Takeshi Hashimoto
CPC分类号： G10H1/0033 , G10H7/004 , G10H2230/041
摘要： The present invention provides a sound source controlling device in which the processing load required for interpretation of music data may be varied, depending upon the CPU load. The interval of music data interpretation is changed, without changing the music data itself, and the reproduced music composition is not changed in tempo. A system load judgment unit 152 compares the system load information acquired by a system load information acquisition unit 151, with a threshold value stored in a system load threshold value holding unit 153, and accordingly selects a timer interrupt interval held by a timer interrupt interval holder 131. A time information supervisor 143 supervises the acquisition of music paper data held by a music paper data holder, responsive to the timer interrupt interval held by an internal resolution holder 145. A sound enunciation/sound erasure information controller 144 controls a sound source based upon the acquired music paper data.
摘要翻译： 本发明提供了一种音源控制装置，其中根据CPU负载可以改变解释音乐数据所需的处理负荷。 改变音乐数据解释的间隔，而不改变音乐数据本身，并且再现的音乐作品没有改变速度。 系统负载判断单元152将系统负载信息获取单元151获取的系统负载信息与存储在系统负载阈值保持单元153中的阈值进行比较，并且相应地选择由定时器中断间隔持有者保持的定时器中断间隔 时间信息管理器143响应于由内部分辨率保持器145保持的定时器中断间隔监视由音乐纸数据保持器保存的音乐纸数据的获取。声音/声音擦除信息控制器144控制基于声源的声源 获取的音乐纸数据。
-
-
-
-
-
-
-
-
搜索结果
9 条记录 (耗时 0.009 秒)
