Merging write-back and write-through cache policies
    2.
    发明授权
    Merging write-back and write-through cache policies 有权
    合并回写和直写缓存策略

    公开(公告)号:US07231497B2

    公开(公告)日:2007-06-12

    申请号:US10867884

    申请日:2004-06-15

    IPC分类号: G06F12/00

    CPC分类号: G06F12/0804 G06F12/0866

    摘要: In one embodiment, the present invention includes a method for writing data to a disk if inserting the data into a cache, such as a disk cache associated with the disk, would cause a threshold of dirty data in the cache to be met or exceeded. Further, in certain embodiments, the cache may store data according to a first cache policy and a second cache policy. A determination of whether to store data according to the first or second policies may be dependent upon an amount of dirty data in the cache, in certain embodiments. In certain embodiments, the cache may include at least one portion reserved for clean data.

    摘要翻译: 在一个实施例中,本发明包括如果将数据插入诸如与该磁盘相关联的磁盘高速缓存的高速缓存中时将数据写入到磁盘的方法,将导致满足或超过高速缓存中的脏数据的阈值。 此外,在某些实施例中,高速缓存可以根据第一高速缓存策略和第二高速缓存策略来存储数据。 在某些实施例中,根据第一或第二策略是否存储数据的确定可以取决于高速缓存中的脏数据量。 在某些实施例中,高速缓存可以包括为干净数据保留的至少一个部分。

    Accelerated resume from hibernation in a cached disk system
    3.
    发明申请
    Accelerated resume from hibernation in a cached disk system 有权
    在缓存的磁盘系统中加速休眠恢复

    公开(公告)号:US20090327608A1

    公开(公告)日:2009-12-31

    申请号:US12215235

    申请日:2008-06-26

    IPC分类号: G06F12/00

    摘要: Various embodiments of the invention use a non-volatile (NV) memory to store hiberfile data before entering a hibernate state, and retrieve the data upon resume from hibernation. Unlike conventional systems, the reserve space in the NV memory (i.e., the erased blocks available to be used while in the run-time mode) may be used to store hiberfile data. Further, a write-through cache policy may be used to assure that all of the hiberfile data saved in cache will also be stored on the disk drive during the hibernation, so that if the cache and the disk drive are separated during hibernation, the full correct hiberfile data will still be available for a resume operation.

    摘要翻译: 本发明的各种实施例在进入休眠状态之前使用非易失性(NV)存储器来存储hiberfile数据,并且在从休眠状态恢复时检索数据。 与传统系统不同,NV存储器中的预留空间(即,在运行时模式下可用的擦除块)可用于存储hiberfile数据。 此外,可以使用直写缓存策略来确保在休眠期间保存在高速缓存中的所有hiberfile数据也将在休眠期间存储在磁盘驱动器上,使得如果高速缓存和磁盘驱动器在休眠期间分离,则完全 正确的hiberfile数据仍然可用于恢复操作。

    Streamlining ATA device initialization
    4.
    发明授权
    Streamlining ATA device initialization 失效
    精简ATA设备初始化

    公开(公告)号:US06779062B1

    公开(公告)日:2004-08-17

    申请号:US09675873

    申请日:2000-09-29

    IPC分类号: G06F1312

    CPC分类号: G06F13/385

    摘要: The invention includes a platform having a controller coupled to a central processing unit through a system bus. The platform also includes a register device coupled between the central processing unit and the controller. Moreover, the platform also includes a bus coupled to the controller having an end that is adapted to receive a device. The register device includes a depth that is adapted to hold all instruction packets from the central processing unit without presenting delays due to full conditions.

    摘要翻译: 本发明包括具有通过系统总线耦合到中央处理单元的控制器的平台。 平台还包括耦合在中央处理单元和控制器之间的寄存器。 此外,平台还包括耦合到控制器的总线,其具有适于接收设备的端部。 寄存器装置包括适于保持来自中央处理单元的所有指令分组的深度,而不会由于全部条件而呈现延迟。

    Streamlining ATA device initialization
    7.
    发明授权
    Streamlining ATA device initialization 失效
    精简ATA设备初始化

    公开(公告)号:US06957280B2

    公开(公告)日:2005-10-18

    申请号:US10841590

    申请日:2004-05-06

    IPC分类号: G06F13/38 G06F13/28 G06F3/00

    CPC分类号: G06F13/385

    摘要: The invention includes a platform having a controller coupled to a central processing unit through a system bus. The platform also includes a register device coupled between the central processing unit and the controller. Moreover, the platform also includes a bus coupled to the controller having an end that is adapted to receive a device. The register device includes a depth that is adapted to hold all instruction packets from the central processing unit without presenting delays due to full conditions.

    摘要翻译: 本发明包括具有通过系统总线耦合到中央处理单元的控制器的平台。 平台还包括耦合在中央处理单元和控制器之间的寄存器。 此外,平台还包括耦合到控制器的总线,其具有适于接收设备的端部。 寄存器装置包括适于保持来自中央处理单元的所有指令分组的深度,而不会由于全部条件而呈现延迟。

    Accelerated resume from hibernation in a cached disk system
    8.
    发明授权
    Accelerated resume from hibernation in a cached disk system 有权
    在缓存的磁盘系统中加速休眠恢复

    公开(公告)号:US08621144B2

    公开(公告)日:2013-12-31

    申请号:US12215235

    申请日:2008-06-26

    IPC分类号: G06F12/00 G06F1/32

    摘要: A non-volatile (NV) memory may store hiberfile data before entering a hibernate state, and retrieve the data upon resume from hibernation. The reserve space in the NV memory (i.e., the erased blocks available to be used while in the run-time mode) may be used to store hiberfile data. Further, a write-through cache policy may be used to assure that all of the hiberfile data saved in cache will also be stored on the disk drive during the hibernation, so that if the cache and the disk drive are separated during hibernation, the full correct hiberfile data will still be available for a resume operation.

    摘要翻译: 非易失性(NV)存储器可以在进入休眠状态之前存储hiberfile数据,并且在从休眠状态恢复时检索数据。 NV存储器中的预留空间(即,在运行时模式下可用的擦除块)可用于存储hiberfile数据。 此外,可以使用直写缓存策略来确保在休眠期间保存在高速缓存中的所有hiberfile数据也将在休眠期间存储在磁盘驱动器上,使得如果高速缓存和磁盘驱动器在休眠期间分离,则完全 正确的hiberfile数据仍然可用于恢复操作。