利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

27 条记录 (耗时 0.018 秒)

    SIMULATION APPARATUS AND METHOD FOR MULTICORE SYSTEM
    3.
    发明申请
    SIMULATION APPARATUS AND METHOD FOR MULTICORE SYSTEM 有权
    模拟装置及其制作方法

    公开(公告)号：US20120158394A1

    公开(公告)日：2012-06-21

    申请号：US13171017

    申请日：2011-06-28

    申请人： Young Chul Cho ,  Soo-Jung Ryu ,  Moo-Kyoung Chung ,  Ho-Young Kim ,  Woong Seo

    发明人： Young Chul Cho ,  Soo-Jung Ryu ,  Moo-Kyoung Chung ,  Ho-Young Kim ,  Woong Seo

    IPC分类号： G06F17/50

    CPC分类号： G06F17/5009 ,  G06F17/5022 ,  G06F17/5031 ,  G06F2217/84

    摘要： A simulation apparatus and method for a multicore system are provided. The simulation apparatus may prevent the occurrence of a data collision during the communication between modules and may reduce the overhead generated during simulation. The simulation apparatus may select a plurality of modules to be synchronized in terms of function execution timing based on timing information and may configure a multicore system architecture model using the selected modules. The simulation apparatus may acquire function execution timing information of the modules, control the execution of functions by the modules based on the acquired function execution timing information, and output the results of the control of the execution of functions by the modules.

    摘要翻译： 提供了一种用于多核系统的模拟装置和方法。 模拟装置可以防止在模块之间的通信期间发生数据冲突，并且可以减少模拟期间产生的开销。 模拟装置可以基于定时信息来选择要在功能执行定时上同步的多个模块，并且可以使用所选择的模块来配置多核系统体系结构模型。 模拟装置可以获取模块的功能执行定时信息，基于所获取的功能执行定时信息控制模块的功能的执行，并且输出模块执行功能的控制结果。

    VIDEO DECODING APPARATUS AND METHOD BASED ON A DATA AND FUNCTION SPLITTING SCHEME
    4.
    发明申请
    VIDEO DECODING APPARATUS AND METHOD BASED ON A DATA AND FUNCTION SPLITTING SCHEME 有权
    基于数据和功能分割方案的视频解码设备和方法

    公开(公告)号：US20110116550A1

    公开(公告)日：2011-05-19

    申请号：US12837022

    申请日：2010-07-15

    申请人： Jae Jin Lee ,  Moo Kyoung Chung ,  Kyung Su Kim ,  Jun Young Lee ,  Seong Mo Park ,  Nak Woong Eum

    发明人： Jae Jin Lee ,  Moo Kyoung Chung ,  Kyung Su Kim ,  Jun Young Lee ,  Seong Mo Park ,  Nak Woong Eum

    IPC分类号： H04N11/02

    CPC分类号： H04N19/436 ,  H04N19/44 ,  H04N19/61

    摘要： A video decoding apparatus and method based on a data and function splitting scheme are disclosed. The video decoding apparatus based on a data and function splitting scheme includes a variable length decoding unit performing variable length decoding and parsing on a bit stream to acquire residual data and a decoding parameter, and splitting the residual data and the decoding parameter by row; and N (N is a natural number of 2 or larger) number of clusters splitting dequantization and inverse discrete cosine transform (IDCT), motion vector prediction, intra prediction and motion compensation, video restoration, and deblocking function into M number of functions, acquiring the residual data, the decoding parameter, and macroblock (MB) processing information of an upper cluster by column, and splitting the information acquired by column into M number of functions to process the same.

    摘要翻译： 公开了一种基于数据和功能分解方案的视频解码装置和方法。 基于数据和功能分割方案的视频解码装置包括：可变长度解码单元，对比特流执行可变长度解码和解析以获取残差数据和解码参数，并且逐行分割残留数据和解码参数; 并且N（N是2或更大的自然数）将数量分解解量化和逆离散余弦变换（IDCT），运动矢量预测，帧内预测和运动补偿，视频恢复和去块功能的簇数分为M个函数，获取 按照列逐列的残差数据，解码参数和宏块（MB）处理信息，并将通过列获取的信息拆分为M个函数以进行处理。

    APPARATUS FOR DECODING CONTEXT ADAPTIVE VARIABLE LENGTH CODE AND TABLE SEARCH METHOD FOR DECODING CONTEXT ADAPTIVE VARIABLE LENGTH CODE
    5.
    发明申请
    APPARATUS FOR DECODING CONTEXT ADAPTIVE VARIABLE LENGTH CODE AND TABLE SEARCH METHOD FOR DECODING CONTEXT ADAPTIVE VARIABLE LENGTH CODE 审中-公开
    用于解码上下文自适应长度代码和表搜索方法用于解码上下文自适应可变长度代码

    公开(公告)号：US20100074542A1

    公开(公告)日：2010-03-25

    申请号：US12368814

    申请日：2009-02-10

    申请人： Jae Jin LEE ,  Moo Kyoung CHUNG ,  Seung Hyun CHO ,  Kyung Su KIM ,  Jun Young LEE ,  Seong Mo PARK ,  Nak Woong EUM

    发明人： Jae Jin LEE ,  Moo Kyoung CHUNG ,  Seung Hyun CHO ,  Kyung Su KIM ,  Jun Young LEE ,  Seong Mo PARK ,  Nak Woong EUM

    IPC分类号： G06F7/06 ,  G06F17/30

    CPC分类号： H04N19/426 ,  H04N19/44 ,  H04N19/91

    摘要： Provided are an apparatus for decoding a minimum memory access-based context adaptive variable length code (CAVLC) of the moving picture compression standard, H.264, and a table search method for decoding a context adaptive variable length code using the same. The apparatus for decoding a context adaptive variable length code may be useful to improve an overall decoding speed since the repeated memory accesses may be reduced to 2 cycles of memory accesses by reconstructing a context adaptive variable length code table of first decoding information (TrailingOnes) and second decoding information (TotalCoefficient) into 2-step tables and storing the reconstructed 2-step tables in advance and performing a table search to decode the first decoding information and the second decoding information, by using the information stored in the 2-step tables, depending on whether the remaining bits except for the number of leading zero are present in the inputted bit stream.

    摘要翻译： 提供了一种用于解码运动图像压缩标准H.264的最小存储器访问上下文自适应可变长度码（CAVLC）的装置，以及用于使用其进行上下文自适应可变长度码的解码的表搜索方法。 用于对上下文自适应可变长度码进行解码的装置对于提高整体解码速度可能是有用的，因为通过重建第一解码信息（TrailingOnes）的上下文自适应可变长度码表，可以将重复的存储器访问减少到2个周期的存储器访问， 第二解码信息（TotalCoefficient）到2步表中，并且通过使用存储在2步表中的信息，预先存储重建的两步表并执行表搜索以解码第一解码信息和第二解码信息， 取决于在输入的比特流中是否存在除了前导零的数目之外的剩余比特。

    H.264 CAVLC DECODING METHOD BASED ON APPLICATION-SPECIFIC INSTRUCTION-SET PROCESSOR
    6.
    发明申请
    H.264 CAVLC DECODING METHOD BASED ON APPLICATION-SPECIFIC INSTRUCTION-SET PROCESSOR 失效
    基于应用特定指令集处理器的H.264 CAVLC解码方法

    公开(公告)号：US20090138684A1

    公开(公告)日：2009-05-28

    申请号：US12181769

    申请日：2008-07-29

    申请人： Jae Jin Lee ,  Jun Young Lee ,  Moo Kyoung Chung ,  Seong Mo Park ,  Nak Woong Eum

    发明人： Jae Jin Lee ,  Jun Young Lee ,  Moo Kyoung Chung ,  Seong Mo Park ,  Nak Woong Eum

    IPC分类号： G06F9/30

    CPC分类号： H04N19/42 ,  H04N19/44 ,  H04N19/91

    摘要： Provided is an H.264 Context Adaptive Variable Length Coding (CAVLC) decoding method based on an Application-Specific Instruction-set Processor (ASIP). The H.264 CAVLC decoding method includes determining a plurality of comparison bit strings on the basis of a table of a decoding coefficient, storing lengths of the comparison bit strings in a first register, storing code values of the comparison bit strings in a second register, comparing an input bit stream with the comparison bit strings based on the lengths and code values of the comparison bit strings, and determining value of the decoding coefficient according to a result of comparison between the input bit stream and the comparison bit strings. The method extracts a decoding coefficient using a register in an ASIP without accessing a memory and prevents a reduction in speed caused by memory access, thereby increasing the decoding speed of an H.264 decoder.

    摘要翻译： 提供了一种基于应用特定指令集处理器（ASIP）的H.264上下文自适应可变长度编码（CAVLC）解码方法。 H.264 CAVLC解码方法包括：基于解码系数的表确定多个比较比特串，将比较比特列的长度存储在第一寄存器中，将比较比特列的代码值存储在第二寄存器 根据比较比特串的长度和码值比较输入比特流与比较比特串，并根据输入比特流和比较比特串之间的比较结果确定解码系数的值。 该方法使用ASIP中的寄存器提取解码系数，而不访问存储器，并且防止由存储器访问引起的速度降低，从而提高H.264解码器的解码速度。

    Vector processing of different instructions selected by each unit from multiple instruction group based on instruction predicate and previous result comparison
    7.
    发明授权
    Vector processing of different instructions selected by each unit from multiple instruction group based on instruction predicate and previous result comparison 有权
    基于指令谓词和先前的结果比较，从多个指令组中的每个单元选择的不同指令的向量处理

    公开(公告)号：US08566566B2

    公开(公告)日：2013-10-22

    申请号：US12848489

    申请日：2010-08-02

    申请人： Moo Kyoung Chung ,  Young Su Kwon ,  Kyung Su Kim

    发明人： Moo Kyoung Chung ,  Young Su Kwon ,  Kyung Su Kim

    IPC分类号： G06F9/30

    CPC分类号： G06F9/30072 ,  G06F9/3853 ,  G06F9/3887

    摘要： There is provided a vector processing apparatus and method allowing for the parallel processing of a plurality of different instructions while maintaining vector processing architecture. The vector processing apparatus includes an instruction memory storing a multiple instruction group including one or more instructions; an instruction fetch unit reading the multiple instruction group from the instruction memory; and a plurality of instruction processing units each receiving the multiple instruction group through the instruction fetch unit, selecting a single instruction from the multiple instruction group according to a previous arithmetic result, and performing a arithmetic operation.

    摘要翻译： 提供了一种矢量处理装置和方法，其允许在维持矢量处理架构的同时处理多个不同的指令。 矢量处理装置包括存储包括一个或多个指令的多个指令组的指令存储器; 从指令存储器读取多指令组的指令获取单元; 以及多个指令处理单元，每个指令处理单元通过指令提取单元接收多个指令组，根据先前的算术结果从多个指令组中选择单个指令，并执行算术运算。

    VIDEO DECODING APPARATUS AND METHOD BASED ON MULTIPROCESSOR
    9.
    发明申请
    VIDEO DECODING APPARATUS AND METHOD BASED ON MULTIPROCESSOR 审中-公开
    基于多处理器的视频解码设备和方法

    公开(公告)号：US20110085601A1

    公开(公告)日：2011-04-14

    申请号：US12836979

    申请日：2010-07-15

    申请人： Jae Jin Lee ,  Jun Young Lee ,  Moo Kyoung Chung ,  Seong Mo Park ,  Nak Woong Eum

    发明人： Jae Jin Lee ,  Jun Young Lee ,  Moo Kyoung Chung ,  Seong Mo Park ,  Nak Woong Eum

    IPC分类号： H04N7/26

    CPC分类号： H04N19/436 ,  H04N19/44

    摘要： Disclosed are a multiprocessor-based video decoding apparatus and method. The multiprocessor-based video decoding apparatus includes: a stream parser dividing an input stream by row and parsing a skip counter and a quantization parameter of the input stream; and a plurality of processors acquiring the plurality of divided streams, the skip counter, and the quantization parameter generated by the stream parser, acquiring decoded information of an upper processor among neighboring processors by row, and parallel-decoding the plurality of divided streams by row. Decoding of an input stream can be parallel-processed by row.

    摘要翻译： 公开了一种基于多处理器的视频解码装置和方法。 基于多处理器的视频解码装置包括：流分析器，其逐行分割输入流，解析跳过计数器和输入流的量化参数; 以及多个处理器，获取多个划分的流，跳过计数器和由流解析器生成的量化参数，通过行获取相邻处理器之间的上位处理器的解码信息，并且按行并行解码多个划分的流 。 输入流的解码可以由行并行处理。