SPECULATIVE PRIVILEGE ELEVATION
    1.
    发明申请
    SPECULATIVE PRIVILEGE ELEVATION 审中-公开
    侦察特权

    公开(公告)号:US20140101412A1

    公开(公告)日:2014-04-10

    申请号:US13644688

    申请日:2012-10-04

    申请人: Ricardo RAMIREZ

    发明人: Ricardo RAMIREZ

    IPC分类号: G06F9/38 G06F9/30

    摘要: Systems and methods are provided for speculatively elevating a privilege level at which instructions are executed. In embodiment, this is accomplished b identification of a privilege elevation instruction (e.g., SYSCALL) at an early pipeline stage and speculatively executing subsequent instructions with elevated privileges.

    摘要翻译: 提供了系统和方法来推测提升执行指令的特权级别。 在实施例中,这是通过在早期流水线阶段识别特权提升指令(例如,SYSCALL),并且以特征提升来推测地执行后续指令。

    Streaming input engine facilitating data transfers between application engines and memory
    8.
    发明授权
    Streaming input engine facilitating data transfers between application engines and memory 有权
    流式输入引擎促进应用引擎和内存之间的数据传输

    公开(公告)号:US06901489B2

    公开(公告)日:2005-05-31

    申请号:US10105862

    申请日:2002-03-25

    摘要: A system includes a memory, a sequencer, and a set of application engines in communication with the sequencer and memory. The set of application engines includes a streaming input engine for retrieving data from the memory and supplying the data to the set of application engines. In one embodiment, the streaming input engine includes a fetch engine with a memory opcode output and address output for accessing cache memory. The streaming input engine also includes an alignment circuit for buffering and aligning data retrieved from the memory. The alignment circuit includes a data buffer, register, byte selector, and shifter. The data buffer stores data accessed by the fetch engine. The register stores old data from the data buffer's output when the buffer sources new data. The byte selector selects data from the data buffer and the register. The shifter receives data selected by the byte selector and shifts a number of the bytes onto an output for retrieval by an output register coupled to the set of application engines.

    摘要翻译: 系统包括与定序器和存储器通信的存储器,定序器和一组应用引擎。 该组应用引擎包括用于从存储器检索数据并将数据提供给该组应用引擎的流输入引擎。 在一个实施例中,流输入引擎包括具有存储器操作码输出的获取引擎和用于访问高速缓冲存储器的地址输出。 流输入引擎还包括用于缓冲和对准从存储器检索的数据的对准电路。 对准电路包括数据缓冲器,寄存器,字节选择器和移位器。 数据缓冲器存储由提取引擎访问的数据。 当缓冲区提供新数据时,寄存器存储数据缓冲区输出中的旧数据。 字节选择器从数据缓冲区和寄存器中选择数据。 移位器接收由字节选择器选择的数据,并将一定数量的字节转移到输出端,以便由耦合到该组应用引擎的输出寄存器检索。

    Managing ownership of a full cache line using a store-create operation
    9.
    发明授权
    Managing ownership of a full cache line using a store-create operation 有权
    使用存储创建操作管理完整高速缓存行的所有权

    公开(公告)号:US06901482B2

    公开(公告)日:2005-05-31

    申请号:US10106925

    申请日:2002-03-25

    摘要: A system includes a plurality of processing clusters and a snoop controller. A first processing cluster in the plurality of processing clusters includes a first tier cache memory coupled to a second tier cache memory. The system employs a store-create operation to obtain sole ownership of a full cache line memory location for the first processing cluster, without retrieving the memory location from other processing clusters. The system issues the store-create operation for the memory location to the first tier cache. The first tier cache forwards a memory request including the store-create operation command to the second tier cache. The second tier cache determines whether the second tier cache has sole ownership of the memory location. If the second tier cache does not have sole ownership of the memory location, ownership of the memory location is relinquished by the other processing clusters with any ownership of the memory location.

    摘要翻译: 系统包括多个处理群集和窥探控制器。 多个处理群集中的第一处理群集包括耦合到第二层高速缓冲存储器的第一层高速缓冲存储器。 系统采用存储创建操作来获得用于第一处理集群的完整高速缓存行存储器位置的唯一所有权,而不从其他处理集群检索存储器位置。 系统会将内存位置的存储创建操作发布到第一层缓存。 第一层缓存将包含store-create操作命令的内存请求转发到第二层缓存。 第二层缓存确定第二层缓存是否具有对存储器位置的唯一所有权。 如果第二层缓存不具有对存储器位置的唯一所有权,则存储器位置的所有权由具有存储器位置的任何所有权的其他处理集群放弃。