In-Phase and Quadrature Pattern Alignment for Quadrature Phase Shift Keying Optical Transmitters
    2.
    发明申请
    In-Phase and Quadrature Pattern Alignment for Quadrature Phase Shift Keying Optical Transmitters 有权
    用于正交相移键控光发射机的同相和正交模式对准

    公开(公告)号:US20120250793A1

    公开(公告)日:2012-10-04

    申请号:US13078816

    申请日:2011-04-01

    IPC分类号: H04L27/22 H04L27/20

    CPC分类号: H04L27/364

    摘要: I/Q data skew in a QPSK modulator may be detected by sending identical or complementary data streams to I and Q channel PSK modulators, setting the relative carrier phase between I and Q to zero or π, and monitoring the average QPSK output power, where the data streams sent to the I and Q channels include pseudorandom streams of ones and zeroes.

    摘要翻译: 可以通过向I和Q通道PSK调制器发送相同或补充的数据流来检测QPSK调制器中的I / Q数据偏移,将I和Q之间的相对载波相位设置为零或pgr,并监视平均QPSK输出功率, 其中发送到I和Q信道的数据流包括1和0的伪随机流。

    In-phase and quadrature pattern alignment for quadrature phase shift keying optical transmitters
    8.
    发明授权
    In-phase and quadrature pattern alignment for quadrature phase shift keying optical transmitters 有权
    用于正交相移键控光发射机的同相和正交模式对准

    公开(公告)号:US08428183B2

    公开(公告)日:2013-04-23

    申请号:US13078816

    申请日:2011-04-01

    IPC分类号: H04L27/20

    CPC分类号: H04L27/364

    摘要: I/Q data skew in a QPSK modulator may be detected by sending identical or complementary data streams to I and Q channel PSK modulators, setting the relative carrier phase between I and Q to zero or π, and monitoring the average QPSK output power, where the data streams sent to the I and Q channels include pseudorandom streams of ones and zeroes.

    摘要翻译: 可以通过向I和Q通道PSK调制器发送相同或补充的数据流来检测QPSK调制器中的I / Q数据偏移,将I和Q之间的相对载波相位设置为零或pi,并监视平均QPSK输出功率,其中 发送到I和Q信道的数据流包括1和0的伪随机流。

    Air gap for interconnect application
    9.
    发明授权
    Air gap for interconnect application 有权
    互连应用的气隙

    公开(公告)号:US07682963B2

    公开(公告)日:2010-03-23

    申请号:US11867308

    申请日:2007-10-04

    IPC分类号: H01L21/4763

    摘要: The present disclosure provides a method for fabricating an integrated circuit. The method includes forming an energy removable film (ERF) on a substrate; forming a first dielectric layer on the ERF; patterning the ERF and first dielectric layer to form a trench in the ERF and the first dielectric layer; filling a conductive material in the trench; forming a ceiling layer on the first dielectric layer and conductive material filled in the trench; and applying energy to the ERF to form air gaps in the ERF after the forming of the ceiling layer.

    摘要翻译: 本公开提供了一种用于制造集成电路的方法。 该方法包括在基板上形成能量可去除膜(ERF); 在ERF上形成第一介电层; 图案化ERF和第一介电层以在ERF和第一介电层中形成沟槽; 在沟槽中填充导电材料; 在第一介电层上形成顶层和填充在沟槽中的导电材料; 并且在形成天花板层之后,向ERF施加能量以在ERF中形成气隙。

    AIR GAP FOR INTERCONNECT APPLICATION
    10.
    发明申请
    AIR GAP FOR INTERCONNECT APPLICATION 有权
    用于互连应用的空气隙

    公开(公告)号:US20090091038A1

    公开(公告)日:2009-04-09

    申请号:US11867308

    申请日:2007-10-04

    IPC分类号: H01L23/52 H01L21/4763

    摘要: The present disclosure provides a method for fabricating an integrated circuit. The method includes forming an energy removable film (ERF) on a substrate; forming a first dielectric layer on the ERF; patterning the ERF and first dielectric layer to form a trench in the ERF and the first dielectric layer; filling a conductive material in the trench; forming a ceiling layer on the first dielectric layer and conductive material filled in the trench; and applying energy to the ERF to form air gaps in the ERF after the forming of the ceiling layer.

    摘要翻译: 本公开提供了一种用于制造集成电路的方法。 该方法包括在基板上形成能量可去除膜(ERF); 在ERF上形成第一介电层; 图案化ERF和第一介电层以在ERF和第一介电层中形成沟槽; 在沟槽中填充导电材料; 在第一介电层上形成顶层和填充在沟槽中的导电材料; 并且在形成天花板层之后,向ERF施加能量以在ERF中形成气隙。