利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

9 条记录 (耗时 0.018 秒)

    ACTIVE MATRIX SUBSTRATE, DISPLAY DEVICE, AND ACTIVE MATRIX SUBSTRATE INSPECTING METHOD
    2.
    发明申请
    ACTIVE MATRIX SUBSTRATE, DISPLAY DEVICE, AND ACTIVE MATRIX SUBSTRATE INSPECTING METHOD 有权
    主动矩阵基板，显示装置和有源矩阵基板检查方法

    公开(公告)号：US20100006838A1

    公开(公告)日：2010-01-14

    申请号：US12376045

    申请日：2007-03-12

    申请人： Masahiro Yoshida ,  Kazunori Tanimoto ,  Yasuhiro Mimura

    发明人： Masahiro Yoshida ,  Kazunori Tanimoto ,  Yasuhiro Mimura

    IPC分类号： H01L23/58 ,  G01R31/02

    CPC分类号： G09G3/006 ,  G02F1/1345 ,  G02F1/13458 ,  G02F1/136286 ,  G02F2001/136254 ,  G02F2203/69 ,  G09G3/3225 ,  G09G3/3648 ,  G09G2300/0426 ,  H01L27/3276

    摘要： By feeding inspection signals independent from each other to upper first and second gate lead inspection lines (52b, 52c), respectively, while maintaining the upper gate-side switching elements (40c) in an ON state, any short circuit between adjacent gate lines (40) of upper gate lines (40) and the like can be detected. By feeding inspection signals independent from each other to lower first and second gate lead inspection lines (53b, 53c), respectively, while maintaining lower gate-side switching elements (40c′) in an ON state, any short circuit between adjacent gate lines (40) of lower gate lines (40) and the like can be detected. By feeding inspection signals independent from each other to source lead inspection lines (55) while maintaining source-side switching elements (41) in an ON state, any short circuit between adjacent ones of source lines (41) and the like can be detected.

    摘要翻译： 通过将检测信号彼此独立地馈送到上部第一和第二栅极引线检查线（52b，52c），同时保持上部栅极侧开关元件（40c）处于导通状态，相邻栅极线之间的任何短路 可以检测上部栅极线（40）等的40°。 通过彼此独立地馈送检查信号，分别降低第一和第二栅极引线检查线（53b，53c），同时保持下部栅极侧开关元件（40c'）处于导通状态，相邻栅极线之间的任何短路 可以检测下部栅极线（40）等的40°。 通过将检测信号彼此独立地馈送到源极检测线（55），同时将源极侧开关元件（41）保持在导通状态，可以检测相邻源极线（41）之间的任何短路等。

    Display panel and display device
    6.
    发明授权
    Display panel and display device 有权
    显示面板和显示设备

    公开(公告)号：US08253883B2

    公开(公告)日：2012-08-28

    申请号：US12295746

    申请日：2007-01-23

    申请人： Yasuhiro Mimura

    发明人： Yasuhiro Mimura

    IPC分类号： G02F1/1333 ,  G02F1/1343

    CPC分类号： G02F1/133606 ,  G02F1/133512 ,  G02F1/134309

    摘要： Each of a display panel and a display device includes a display region in which an image with uniform display quality is displayed and a curved line can be displayed in the contour. The display panel includes a shielding member and a plurality of pixels arrayed in a display region, wherein the shielding member includes a shielding curved portion having a curved planar shape, and the shielding curved portion shields the plurality of pixels to form a curved contour of the display region.

    摘要翻译： 显示面板和显示装置中的每一个包括其中显示具有均匀显示质量的图像并且可以在轮廓中显示曲线的显示区域。 显示面板包括屏蔽构件和排列在显示区域中的多个像素，其中屏蔽构件包括具有弯曲平面形状的屏蔽弯曲部分，并且屏蔽弯曲部分屏蔽多个像素以形成弯曲轮廓 显示区域。

    DISPLAY PANEL AND DISPLAY DEVICE
    7.
    发明申请
    DISPLAY PANEL AND DISPLAY DEVICE 有权
    显示面板和显示设备

    公开(公告)号：US20090115933A1

    公开(公告)日：2009-05-07

    申请号：US12295746

    申请日：2007-01-23

    申请人： Yasuhiro Mimura

    发明人： Yasuhiro Mimura

    IPC分类号： G02F1/1333

    CPC分类号： G02F1/133606 ,  G02F1/133512 ,  G02F1/134309

    摘要： Each of a display panel and a display device includes a display region in which an image with uniform display quality is displayed and a curved line can be displayed in the contour. The display panel includes a shielding member and a plurality of pixels arrayed in a display region, wherein the shielding member includes a shielding curved portion having a curved planar shape, and the shielding curved portion shields the plurality of pixels to form a curved contour of the display region.

    摘要翻译： 显示面板和显示装置中的每一个包括其中显示具有均匀显示质量的图像并且可以在轮廓中显示曲线的显示区域。 显示面板包括屏蔽构件和排列在显示区域中的多个像素，其中屏蔽构件包括具有弯曲平面形状的屏蔽弯曲部分，并且屏蔽弯曲部分屏蔽多个像素以形成弯曲轮廓 显示区域。

    DISPLAY APPARATUS
    8.
    发明申请
    DISPLAY APPARATUS 审中-公开
    显示设备

    公开(公告)号：US20110298774A1

    公开(公告)日：2011-12-08

    申请号：US13138437

    申请日：2009-10-09

    申请人： Takaharu Yamada ,  Yasunao Iwata ,  Kuniko Maeno ,  Yasuhiro Mimura ,  Tomoo Furukawa ,  Hideki Morii ,  Tetsuya Fujikawa

    发明人： Takaharu Yamada ,  Yasunao Iwata ,  Kuniko Maeno ,  Yasuhiro Mimura ,  Tomoo Furukawa ,  Hideki Morii ,  Tetsuya Fujikawa

    IPC分类号： G09G5/00

    CPC分类号： G09G3/3614 ,  G09G2320/0247 ,  G09G2320/0252 ,  G09G2320/0285 ,  G09G2340/16

    摘要： An LUT fixedly stores correction values to compensate for a pull-in voltage in pixels in a liquid crystal panel. In at least one example embodiment, the display control unit outputs an input video signal Xa, a video signal Xp of a previous frame read from a frame memory, and a pixel polarity indicating a polarity of a pixel applied voltage on the pixel basis, and outputs a correction value read from the LUT to a data line driving circuit as a video signal Xb after correction. The data line driving circuit performs alternate current driving, based on the video signal Xb after correction. The LUT stores different correction values between when a positive polarity voltage is applied and when a negative polarity voltage is applied, for at least a part of combinations of values of the input video signal Xa and the video signal Xp of the previous frame. This can reduce a difference in response speed between when the positive polarity voltage is applied and when the negative polarity voltage is applied, thereby enhancing display quality.

    摘要翻译： LUT固定地存储校正值以补偿液晶面板中的以像素为单位的拉入电压。 在至少一个示例性实施例中，显示控制单元输出输入视频信号Xa，从帧存储器读取的先前帧的视频信号Xp和表示像素基础上的像素施加电压的极性的像素极性，以及 在校正之后将从LUT读取的校正值作为视频信号Xb输出到数据线驱动电路。 数据线驱动电路根据校正后的视频信号Xb进行交流驱动。 对于输入视频信号Xa和前一帧的视频信号Xp的值的组合的至少一部分，LUT存储施加正极性电压和施加负极性电压之间的不同校正值。 这可以减小施加正极性电压时和施加负极性电压之间的响应速度差，从而提高显示质量。

    Active matrix substrate, display device, and active matrix substrate inspecting method
    9.
    发明授权
    Active matrix substrate, display device, and active matrix substrate inspecting method 有权
    有源矩阵基板，显示装置和有源矩阵基板检测方法

    公开(公告)号：US07847577B2

    公开(公告)日：2010-12-07

    申请号：US12376045

    申请日：2007-03-12

    申请人： Masahiro Yoshida ,  Kazunori Tanimoto ,  Yasuhiro Mimura

    发明人： Masahiro Yoshida ,  Kazunori Tanimoto ,  Yasuhiro Mimura

    IPC分类号： G01R31/00

    CPC分类号： G09G3/006 ,  G02F1/1345 ,  G02F1/13458 ,  G02F1/136286 ,  G02F2001/136254 ,  G02F2203/69 ,  G09G3/3225 ,  G09G3/3648 ,  G09G2300/0426 ,  H01L27/3276

    摘要： By feeding inspection signals independent from each other to upper first and second gate lead inspection lines (52b, 52c), respectively, while maintaining the upper gate-side switching elements (40c) in an ON state, any short circuit between adjacent gate lines (40) of upper gate lines (40) and the like can be detected. By feeding inspection signals independent from each other to lower first and second gate lead inspection lines (53b, 53c), respectively, while maintaining lower gate-side switching elements (40c′) in an ON state, any short circuit between adjacent gate lines (40) of lower gate lines (40) and the like can be detected. By feeding inspection signals independent from each other to source lead inspection lines (55) while maintaining source-side switching elements (41) in an ON state, any short circuit between adjacent ones of source lines (41) and the like can be detected.

    摘要翻译： 通过将检测信号彼此独立地馈送到上部第一和第二栅极引线检查线（52b，52c），同时保持上部栅极侧开关元件（40c）处于导通状态，相邻栅极线之间的任何短路 可以检测上部栅极线（40）等的40°。 通过彼此独立地馈送检查信号，分别降低第一和第二栅极引线检查线（53b，53c），同时保持下部栅极侧开关元件（40c'）处于导通状态，相邻栅极线之间的任何短路 可以检测下部栅极线（40）等的40°。 通过将检测信号彼此独立地馈送到源极检测线（55），同时将源极侧开关元件（41）保持在导通状态，可以检测相邻源极线（41）之间的任何短路等。