-
公开(公告)号:US20230275363A1
公开(公告)日:2023-08-31
申请号:US18102345
申请日:2023-01-27
申请人: Anokiwave, Inc.
发明人: Kristian N. Madsen , Wade C. Allen , Jonathan P. Comeau , Robert J. McMorrow , David W. Corman , Nitin Jain , Robert Ian Gresham , Gaurav Menon , Vipul Jain
摘要: Register banks are used to allow for fast beam switching in a phased array system. Each beam forming channel is associated with a register bank containing M register sets for configuring such things as gain/amplitude and phase parameters of the beam forming channel. The register banks for all beam forming channels can be pre-programmed and then fast beam switching circuitry allows all beam forming channels across the array to be switched to use the same register set from its corresponding register bank at substantially the same time, thereby allowing the phased array system to be quickly switched between various beam patterns and orientations. Active power control circuitry may be used to control the amount of electrical power provided to or consumed by one or more individual beam forming channels such as to reduce DC power consumption of the array and/or to selectively change the effective directivity of the array.
-
公开(公告)号:US20220013922A1
公开(公告)日:2022-01-13
申请号:US17483230
申请日:2021-09-23
申请人: Anokiwave, Inc.
发明人: Kristian N. Madsen , Wade C. Allen , Jonathan P. Comeau , Robert J. McMorrow , David W. Corman , Nitin Jain , Robert Ian Gresham , Gaurav Menon , Vipul Jain
摘要: In certain exemplary embodiments, register banks are used to allow for fast beam switching (FBS) in a phased array system. Specifically, each beam forming channel is associated with a register bank containing M register sets for configuring such things as gain/amplitude and phase parameters of the beam forming channel. The register banks for all beam forming channels can be pre-programmed and then fast beam switching circuitry allows all beam forming channels across the array to be switched to use the same register set from its corresponding register bank at substantially the same time, thereby allowing the phased array system to be quickly switched between various beam patterns and orientations. Additionally or alternatively, active power control circuitry may be used to control the amount of electrical power provided to or consumed by one or more individual beam forming channels such as to reduce DC power consumption of the array and/or to selectively change the effective directivity of the array.
-
公开(公告)号:US11011853B2
公开(公告)日:2021-05-18
申请号:US15267704
申请日:2016-09-16
申请人: Anokiwave, Inc.
发明人: David W. Corman , Vipul Jain , Timothy Carey , Nitin Jain
IPC分类号: H01Q21/06 , H01Q21/24 , H01Q3/26 , H04L5/14 , H04L5/16 , H01Q1/22 , H01Q1/24 , H01Q1/38 , H01Q3/38 , H01Q21/22
摘要: A phased array includes a laminar substrate having both 1) a plurality of elements forming a patch phased array, and 2) a plurality of integrated circuits. Each integrated circuit is configured to control receipt and transmission of signals by the plurality of elements in the patch phased array. The integrated circuits also are configured to operate the phased array at one or more satellite frequencies—to transmit signals to and/or receive signals from a satellite. Each integrated circuit physically couples with one corresponding element so that incoming signals are received by the corresponding element in a first polarization, and outgoing signals are transmitted by the corresponding element in a second polarization. The phased array isolates the transmit signals from the receive signals by orienting the first and second polarizations differently.
-
公开(公告)号:US20200350677A1
公开(公告)日:2020-11-05
申请号:US16501456
申请日:2019-03-07
申请人: Anokiwave, Inc
发明人: Vipul Jain , Scott Humphreys , David W. Corman , Robert Ian Gresham , Kristian N. Madsen , Robert J. McMorrow , Jonathan P. Comeau , Nitin Jain , Gaurav Menon
摘要: A phased array system has a plurality of beam-forming elements, and a plurality of beam-forming integrated circuits in communication with the beam-forming elements. Each beam-forming integrated circuit has a corresponding register bank with a plurality of addressable and programmable register sets. In addition, each beam-forming integrated circuit has at least two different types of beam-forming ports. Specifically, each beam-forming element has a serial data port for receiving serial messages, and a parallel mode data port for receiving broadcast messages. Both the serial and broadcast messages manage the data in its register bank. The beam-forming integrated circuits receive the broadcast messages in parallel with the other beam-forming integrated circuits, while the beam-forming integrated circuits receive the serial messages serially—sequentially with regard to other beam-forming integrated circuits.
-
公开(公告)号:US20200294942A1
公开(公告)日:2020-09-17
申请号:US16886370
申请日:2020-05-28
申请人: Anokiwave, Inc.
发明人: Gaurav Menon , Jonathan P. Comeau , Nitin Jain
IPC分类号: H01L23/66 , H01Q3/26 , H01Q1/02 , H01L23/552 , H01Q17/00 , H01Q21/06 , H01Q1/40 , H01Q15/24 , H01Q3/40
摘要: A phased array has a laminar substrate, a plurality of elements on the laminar substrate forming a patch phased array, and integrated circuits on the laminar substrate. Each integrated circuit is a high frequency integrated circuit configured to control receipt and/or transmission of signals by the plurality of elements in the patch phased array. In addition, each integrated circuit has a substrate side coupled with the laminar substrate, and a back side. The phased array also has a plurality of heat sinks. Each integrated circuit is coupled with at least one of the heat sinks. At least one of the integrated circuits has a thermal interface material in conductive thermal contact with its back side. The thermal interface material thus is between the at least one integrated circuit and one of the heat sinks. Preferably, the thermal interface material has a magnetic loss tangent value of between 0.5 and 4.5.
-
公开(公告)号:US20190109101A1
公开(公告)日:2019-04-11
申请号:US16153528
申请日:2018-10-05
申请人: Anokiwave, Inc.
发明人: Gaurav Menon , Jonathan P. Comeau , Nitin Jain
IPC分类号: H01L23/66 , H01Q3/26 , H01Q1/22 , H01L23/552 , H01L23/373 , H01Q1/02
摘要: A phased array has a laminar substrate, a plurality of elements on the laminar substrate forming a patch phased array, and integrated circuits on the laminar substrate. Each integrated circuit is a high frequency integrated circuit configured to control receipt and/or transmission of signals by the plurality of elements in the patch phased array. In addition, each integrated circuit has a substrate side coupled with the laminar substrate, and a back side. The phased array also has a plurality of heat sinks. Each integrated circuit is coupled with at least one of the heat sinks. At least one of the integrated circuits has a thermal interface material in conductive thermal contact with its back side. The thermal interface material thus is between the at least one integrated circuit and one of the heat sinks. Preferably, the thermal interface material has a magnetic loss tangent value of between 0.5 and 4.5.
-
公开(公告)号:US20170170556A1
公开(公告)日:2017-06-15
申请号:US14967092
申请日:2015-12-11
申请人: ANOKIWAVE, INC.
IPC分类号: H01Q3/26
CPC分类号: H01Q3/2611 , H01Q3/2629 , H01Q3/38 , H01Q3/40
摘要: An apparatus may include a plurality of antenna elements forming an antenna array. The apparatus may further include a beamformer that determines one or more of phase and amplitude shifts to cause the plurality of antenna elements to produce a beam in the direction of a target. The apparatus may further include a null limiter comprising dither circuits. The dither circuits may dither the one or more of phase and amplitude shifts by adding noise to cause a side lobe of the beam to increase above a threshold value. The dither circuits may be enabled by a control signal, and the dithered one or more of phase and amplitude shifts may be provided to the antenna elements to produce the beam in the direction of the target with the side lobes above the threshold value.
-
公开(公告)号:US11949164B2
公开(公告)日:2024-04-02
申请号:US18102345
申请日:2023-01-27
申请人: Anokiwave, Inc.
发明人: Kristian N. Madsen , Wade C. Allen , Jonathan P. Comeau , Robert J. McMorrow , David W. Corman , Nitin Jain , Robert Ian Gresham , Gaurav Menon , Vipul Jain
摘要: Register banks are used to allow for fast beam switching in a phased array system. Each beam forming channel is associated with a register bank containing M register sets for configuring such things as gain/amplitude and phase parameters of the beam forming channel. The register banks for all beam forming channels can be pre-programmed and then fast beam switching circuitry allows all beam forming channels across the array to be switched to use the same register set from its corresponding register bank at substantially the same time, thereby allowing the phased array system to be quickly switched between various beam patterns and orientations. Active power control circuitry may be used to control the amount of electrical power provided to or consumed by one or more individual beam forming channels such as to reduce DC power consumption of the array and/or to selectively change the effective directivity of the array.
-
公开(公告)号:US11695216B2
公开(公告)日:2023-07-04
申请号:US17688318
申请日:2022-03-07
申请人: Anokiwave, Inc.
发明人: Timothy Carey , Nitin Jain , Jason Leo Durbin , David W. Corman , Vipul Jain
CPC分类号: H01Q21/061 , H01Q1/241 , H01Q3/34 , H01Q21/0087 , H04L5/1469
摘要: A laminar phased array has a first sub-array configured to operate in one of a receive mode with a first polarity and a transmit mode with a second polarity, and a second sub-array configured to operate in one of a receive mode with the second polarity and a transmit mode with the first polarity. The first polarity is physically orthogonal to the second polarity. The array also has a controller configured to control the first and second sub-arrays so that they operate together in either 1) a receive mode or 2) a transit mode. Accordingly, both sub-arrays are configured to operate at the same time to receive signals in the first and second polarities when in the receive mode. In a corresponding manner, both sub-arrays are configured to operate at the same time to transmit signals in the first and second polarities when in the transmit mode.
-
10.
公开(公告)号:US11652267B2
公开(公告)日:2023-05-16
申请号:US17369557
申请日:2021-07-07
申请人: Anokiwave, Inc.
发明人: Kristian N. Madsen , Robert J. McMorrow , David W. Corman , Nitin Jain , Robert Ian Gresham , Gaurav Menon , Vipul Jain , Jonathan P. Comeau , Shmuel Ravid
CPC分类号: H01Q1/02 , H01Q3/2605 , H01Q3/28 , H01Q21/00 , H01Q21/0025 , H01Q21/06 , H01Q21/065 , H04B7/06 , H04B7/0617 , H01Q1/2283
摘要: A conditioning integrated circuit (CDIC) chip can be used to aggregate signals to/from a number of beam forming integrated circuit (BFIC) chips, and signals to/from a number of CDIC chips can be aggregated by an interface integrated circuit (IFIC) chip. The CDIC chip includes temperature compensation circuitry to adjust the gain of the transmit and receive signals as a function of temperature based on inputs from a temperature sensor. The CDIC may include a plurality of beam forming channels each having a transmit circuit and a receive circuit, a common port coupled to the beam forming channels for selectively providing a common transmit signal to the beam forming channels and receiving a common receive signal from the beam forming channels, and a temperature compensation circuit configured to provide variable attenuation to the common transmit signal and the common receive signal based on a temperature sense signal.
-
-
-
-
-
-
-
-
-