-
公开(公告)号:US07586341B2
公开(公告)日:2009-09-08
申请号:US11830831
申请日:2007-07-30
申请人: Bonnie L. Wang , Chiakang Sung , Joseph Huang , Khai Nguyen , Philip Pan
发明人: Bonnie L. Wang , Chiakang Sung , Joseph Huang , Khai Nguyen , Philip Pan
IPC分类号: H03B1/00
CPC分类号: H03K19/17744 , H03K19/0175 , H03K19/017509 , H03K19/017581 , H03K19/1774 , H03K19/17788
摘要: Methods and apparatus for providing either high-speed, or lower-speed, flexible inputs and outputs. An input and output structure having a high-speed input, a high-speed output, a low or moderate speed input, and an low or moderate speed output is provided. One of the input and output circuits are selected and the others are deselected. The high-speed input and output circuits are comparatively simple, in one example having only a clear signal for a control line input, and are able to interface to lower speed circuitry inside the core of an integrated circuit. The low or moderate speed input and output circuits are more flexible, for example, having preset, enable, and clear as control line inputs, and are able to support JTAG boundary testing. These parallel high and lower speed circuits are user selectable such that the input output structure is optimized between speed and functionality depending on the requirements of the application.
摘要翻译: 提供高速或低速灵活的输入和输出的方法和设备。 提供具有高速输入,高速输出,低速或中速输入以及低速或中速输出的输入和输出结构。 选择其中一个输入和输出电路,并取消选择其他电路。 高速输入和输出电路相对简单,在一个示例中,仅具有用于控制线输入的清除信号,并且能够与集成电路的核心内的低速电路接口。 低速或中速输入和输出电路比较灵活,例如具有预置,使能和清除作为控制线路输入,并且能够支持JTAG边界测试。 这些并行高速和低速电路是用户可选择的,使得输入输出结构根据应用的要求在速度和功能之间进行优化。
-
公开(公告)号:US07315188B2
公开(公告)日:2008-01-01
申请号:US11446483
申请日:2006-06-02
申请人: Bonnie L. Wang , Chiakang Sung , Joseph Huang , Khai Nguyen , Philip Pan
发明人: Bonnie L. Wang , Chiakang Sung , Joseph Huang , Khai Nguyen , Philip Pan
IPC分类号: H03B1/00
CPC分类号: H03K19/17744 , H03K19/0175 , H03K19/017509 , H03K19/017581 , H03K19/1774 , H03K19/17788
摘要: Methods and apparatus for providing either high-speed, or lower-speed, flexible inputs and outputs. An input and output structure having a high-speed input, a high-speed output, a low or moderate speed input, and an low or moderate speed output is provided. One of the input and output circuits are selected and the others are deselected. The high-speed input and output circuits are comparatively simple, in one example having only a clear signal for a control line input, and are able to interface to lower speed circuitry inside the core of an integrated circuit. The low or moderate speed input and output circuits are more flexible, for example, having preset, enable, and clear as control line inputs, and are able to support JTAG boundary testing. These parallel high and lower speed circuits are user selectable such that the input output structure is optimized between speed and functionality depending on the requirements of the application.
摘要翻译: 提供高速或低速灵活的输入和输出的方法和设备。 提供具有高速输入,高速输出,低速或中速输入以及低速或中速输出的输入和输出结构。 选择其中一个输入和输出电路,并取消选择其他电路。 高速输入和输出电路相对简单,在一个示例中,仅具有用于控制线输入的清除信号,并且能够与集成电路的核心内的低速电路接口。 低速或中速输入和输出电路比较灵活,例如具有预置,使能和清除作为控制线路输入,并且能够支持JTAG边界测试。 这些并行高速和低速电路是用户可选择的,使得输入输出结构根据应用的要求在速度和功能之间进行优化。
-