-
公开(公告)号:US11651954B2
公开(公告)日:2023-05-16
申请号:US16651055
申请日:2017-09-27
Applicant: CAMBRIDGE ENTERPRISE LTD
Inventor: Tongtong Zhu , Rachel A. Oliver , Yingjun Liu
IPC: H01L21/3205 , H01L33/00 , H01L21/02 , C25F3/12
CPC classification number: H01L21/02203 , C25F3/12 , H01L33/007
Abstract: A method for porosifying a Ill-nitride material in a semiconductor structure is provided, the semiconductor structure comprising a sub-surface structure of a first Ill-nitride material, having a charge carrier density greater than 5×1017 cm−3, beneath a surface layer of a second Ill-nitride material, having a charge carrier density of between 1×1014 cm−3 and 1×1017 cm−3. The method comprises the steps of exposing the surface layer to an electrolyte, and applying a potential difference between the first Ill-nitride material and the electrolyte, so that the sub-surface structure is porosified by electrochemical etching, while the surface layer is not porosified. A semiconductor structure and uses thereof are further provided.
-
公开(公告)号:US11631782B2
公开(公告)日:2023-04-18
申请号:US16964706
申请日:2019-01-25
Applicant: CAMBRIDGE ENTERPRISE LTD
Inventor: Rachel A. Oliver , Tongtong Zhu , Yingjun Liu , Peter Griffin
Abstract: A method for etching a semiconductor structure (110) is provided, the semiconductor structure comprising a sub-surface quantum structure (30) of a first III-V semiconductor material,beneath a surface layer (31) of a second III-V semiconductor material having a charge carrier density of less than 5×1017 cm−3. The sub-surface quantum structure may comprise, for example, a quantum well, or a quantum wire, or a quantum dot. The method comprises the steps of exposing the surface layer to an electrolyte (130), and applying a potential difference between the first III-V semiconductor material and the electrolyte, to electrochemically etch the sub-surface quantum structure (30) to form a plurality of nanostructures, while the surface layer (31) is not etched. A semiconductor structure, uses thereof, and devices incorporating such semiconductor structures are further provided.
-