中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

58 records (took 0.021 seconds)

    System and method for provisioning resources for lossless operation in a network environment
    3.
    发明授权
    System and method for provisioning resources for lossless operation in a network environment 有权

    公开(公告)号：US10333648B1

    公开(公告)日：2019-06-25

    申请号：US15910864

    申请日：2018-03-02

    Applicant: CISCO TECHNOLOGY, INC.

    Inventor： Wei-Jen Huang ,  Chih-Tsung Huang

    IPC: H04L1/00

    Abstract: A method is provided in one example embodiment that includes measuring a delay between a transmitter and a receiver in a network environment, where the receiver is associated with a buffer. A minimum absorption buffer size for lossless transmission to a queue may be determined based on the delay and a transmission bandwidth, and buffer units for the queue can be allocated based on the minimum absorption buffer size. The transmitter may also be rate-limited if the minimum absorption buffer size exceeds available storage of the buffer. In other embodiments, buffer units can be reclaimed if the available buffer storage exceeds the minimum absorption buffer size.

    Timestamping Packets in a Network
    4.
    发明申请
    Timestamping Packets in a Network 审中-公开
    网络中的时间戳数据包

    公开(公告)号：US20150236933A1

    公开(公告)日：2015-08-20

    申请号：US14701882

    申请日：2015-05-01

    Applicant: Cisco Technology, Inc.

    Inventor： Thomas J. Edsall ,  Wei-Jen Huang ,  Chih-Tsung Huang ,  Yichou Lin

    IPC: H04L12/26 ,  H04L29/08

    CPC classification number: H04L43/0852 ,  H04L43/106 ,  H04L69/321

    Abstract: Techniques are presented herein to facilitate latency measurements in a networking environment. A first network device receives a packet for transport within a network domain that comprises a plurality of network devices. The plurality of network devices have a common time reference, that is, they are time synchronized. The first network device generates timestamp information indicating time of arrival of the packet at the first network device. The first network device inserts into the packet a tag that comprises at least a first subfield and a second subfield. The first subfield comprising a type indicator to signify to other network devices in the network domain that the tag includes timestamp information, and the second subfield includes the timestamp information. The first network device sends the packet from to into the network domain to another network device. Other network devices which receive that packet can make latency measurements.

    Abstract translation: 本文介绍了技术来促进网络环境中的延迟测量。 第一网络设备在包括多个网络设备的网络域内接收用于传输的分组。 多个网络设备具有公共时间参考，即它们是时间同步的。 第一网络设备生成指示在第一网络设备处的分组到达时间的时间戳信息。 第一网络设备将包括至少第一子字段和第二子字段的标签插入包中。 所述第一子字段包括类型指示符以表示所述网络域中的其他网络设备，所述标签包括时间戳信息，并且所述第二子字段包括所述时间戳信息。 第一个网络设备将数据包从网络域发送到另一个网络设备。 接收该数据包的其他网络设备可以进行延迟测量。

    Ultra Low Latency Network Buffer Storage
    5.
    发明申请
    Ultra Low Latency Network Buffer Storage 审中-公开
    超低延迟网络缓冲存储

    公开(公告)号：US20150188850A1

    公开(公告)日：2015-07-02

    申请号：US14658711

    申请日：2015-03-16

    Applicant: Cisco Technology, Inc.

    Inventor： Kelvin Chan ,  Ganga S. Devadas ,  Chih-Tsung Huang ,  Wei-Jen Huang ,  Dennis K. D. Nguyen ,  Yue J. Yang

    IPC: H04L12/861

    CPC classification number: H04L49/9042 ,  G06F15/167 ,  H04L49/9057 ,  H04L49/9094

    Abstract: Buffer designs and write/read configurations for a buffer in a network device are provided. According to one aspect, a first portion of the packet is written into a first cell of a plurality of cells of a buffer in the network device. Each of the cells has a size that is less than a minimum size of packets received by the network device. The first portion of the packet can be read from the first cell while concurrently writing a second portion of the packet to a second cell.

    Abstract translation: 提供缓冲区设计和网络设备中缓冲区的写/读配置。 根据一个方面，分组的第一部分被写入网络设备中的缓冲器的多个单元的第一单元中。 每个小区的大小小于由网络设备接收的分组的最小大小。 可以从第一小区读取分组的第一部分，同时将分组的第二部分写入第二小区。

    Ultra Low Latency Network Buffer Storage
    6.
    发明申请
    Ultra Low Latency Network Buffer Storage 有权
    超低延迟网络缓冲存储

    公开(公告)号：US20140082118A1

    公开(公告)日：2014-03-20

    申请号：US13708380

    申请日：2012-12-07

    Applicant: Cisco Technology, Inc.

    Inventor： Kelvin Chan ,  Ganga S. Devadas ,  Chih-Tsung Huang ,  Wei-Jen Huang ,  Dennis K. D. Nguyen ,  Yue J. Yang

    IPC: G06F15/167

    CPC classification number: H04L49/9042 ,  G06F15/167 ,  H04L49/9057 ,  H04L49/9094

    Abstract: Buffer designs and write/read configurations for a buffer in a network device are provided. According to one aspect, a first portion of the packet is written into a first cell of a plurality of cells of a buffer in the network device. Each of the cells has a size that is less than a minimum size of packets received by the network device. The first portion of the packet can be read from the first cell while concurrently writing a second portion of the packet to a second cell.

    Abstract translation: 提供缓冲区设计和网络设备中缓冲区的写/读配置。 根据一个方面，分组的第一部分被写入网络设备中的缓冲器的多个单元的第一单元中。 每个小区的大小小于由网络设备接收的分组的最小大小。 可以从第一小区读取分组的第一部分，同时将分组的第二部分写入第二小区。

    DETERMINISTIC CALIBRATED SYNCHRONIZED NETWORK INTERLINK ACCESS
    9.
    发明申请
    DETERMINISTIC CALIBRATED SYNCHRONIZED NETWORK INTERLINK ACCESS 审中-公开

    公开(公告)号：US20180013541A1

    公开(公告)日：2018-01-11

    申请号：US15204937

    申请日：2016-07-07

    Applicant: Cisco Technology, Inc.

    Inventor： Chih-Tsung Huang ,  Wei-Jen Huang ,  Kelvin Chan ,  Keerthi Manjunathan Swarnamanjunathan

    IPC: H04L7/00 ,  H04L12/26

    Abstract: Technologies for calibrated network interlink access. In some embodiments, a system can calculate a first communication latency of a first link between a first processing element in a first switch and a second processing element in a second switch, and a second communication latency associated with a second link between the first processing element and a third processing element in a third switch. The system can determine a delta between the first communication latency and the second communication latency, and whether respective clock rates of the first switch, second switch, and third switch have a clock rate variation, to yield a clock rate variation determination. Based on the delta and clock rate variation determination, the system can determine an offset value for synchronizing the first communication latency and second communication latency. Based on the offset value, the system can calibrate traffic over the first link and/or the second link.

Patent Agency Ranking