DIRECT HIGH TEMPERATURE SLUDGE ENERGY RECUPERATOR TRANSFORMER MODULE
    1.
    发明申请
    DIRECT HIGH TEMPERATURE SLUDGE ENERGY RECUPERATOR TRANSFORMER MODULE 审中-公开
    直接高温能量释放变压器模块

    公开(公告)号:US20140144356A1

    公开(公告)日:2014-05-29

    申请号:US13884249

    申请日:2011-09-15

    摘要: Systems and processes for processing sludge and other natural waste are provided. In one example, the sludge or natural waste may be dried into a powder using high-temperature gas to absorb moisture from the sludge, causing the high-temperature gas to become an at least partially saturated gas. The at least partially saturated gas may pass through a scrubber before being heated in an air-heater and used in the moisture absorption process. The heat for the air-heater may be provided by a burner operable to burn the dried powder obtained from the sludge. The heated gas may be used to pre-heat the saturated gas and may be used to dry additional sludge.

    摘要翻译: 提供了处理污泥和其他天然废物的系统和工艺。 在一个实例中,可以使用高温气体将污泥或天然废物干燥成粉末,以从污泥吸收水分,导致高温气体变成至少部分饱和的气体。 至少部分饱和的气体可以在空气加热器中加热之前通过洗涤器并用于吸湿过程。 用于空气加热器的热量可以由可燃烧燃烧由污泥获得的干燥粉末的燃烧器提供。 加热的气体可用于预饱和气体的预热,并可用于干燥附加的污泥。

    Clock gated bus keeper
    5.
    发明授权
    Clock gated bus keeper 有权
    时钟门控巴士管家

    公开(公告)号:US06484267B1

    公开(公告)日:2002-11-19

    申请号:US09474413

    申请日:1999-12-29

    IPC分类号: G06F104

    CPC分类号: G06F13/4077

    摘要: The present invention comprises a clocked bus keeper circuit that does not drive the bus during the first half of a clock cycle and then holds the value driven onto the bus during the first half of the clock cycle for the second half of the clock cycle. Accordingly, true data drivers on the bus drive the bus during the first half of the clock cycle without the need to overcome the value driven by the bus keeper, but during the second half of the clock cycle, the bus keeper holds the data driven during the first half of the clock cycle. In this manner, there is no bus contention between the true bus data drivers and the bus keeper.

    摘要翻译: 本发明包括时钟总线保持器电路,其在时钟周期的前半部分期间不驱动总线,然后在时钟周期的后半部分的时钟周期的前半部分期间保持被驱动到总线上的值。 因此,总线上的真实数据驱动器在时钟周期的前半部分驱动总线,而不需要克服由总线管理器驱动的值,但是在时钟周期的后半段,总线管理器保持在 时钟周期的前半部分。 以这种方式,真正的总线数据驱动器和总线管理器之间没有总线争用。

    Method and apparatus for using a bus as a data storage node
    10.
    发明授权
    Method and apparatus for using a bus as a data storage node 有权
    一种使用总线作为数据存储节点的方法和装置

    公开(公告)号:US06725305B1

    公开(公告)日:2004-04-20

    申请号:US09474412

    申请日:1999-12-29

    IPC分类号: G06F1300

    CPC分类号: G06F13/4077

    摘要: The present invention is a method and apparatus for dynamically holding valid data logic levels on a bus by taking advantage of the inherent storage capacity of the bus. The bus speed is increased by eliminating the use of active bus keepers and null cycles. Instead, a two phase clock is used, the bus drivers drive data onto the bus during the first phase of the clock and are turned off at the beginning of the second phase of the bus clock. The receiving device latches the data during the second phase of the bus clock. Accordingly, there is no need for a null cycle or a bus keeper circuit, yet there is no bus contention between consecutive drivers nor is there a floating node condition.

    摘要翻译: 本发明是一种通过利用总线的固有存储容量来在总线上动态地保持有效数据逻辑电平的方法和装置。 通过消除使用有效的总线管理器和空循环来增加总线速度。 相反,使用两相时钟,总线驱动器在时钟的第一阶段将数据驱动到总线上,并且在总线时钟的第二阶段开始时被关断。 接收装置在总线时钟的第二阶段期间锁存数据。 因此,不需要空循环或总线保护电路,但是在连续驱动器之间没有总线争用,也没有浮动节点条件。