利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

54 条记录 (耗时 0.018 秒)

    Reference impedance apparatus, systems, and methods
    1.
    发明授权
    Reference impedance apparatus, systems, and methods 有权
    参考阻抗装置，系统和方法

    公开(公告)号：US06998931B2

    公开(公告)日：2006-02-14

    申请号：US10336233

    申请日：2003-01-03

    申请人： Gaurab Banerjee ,  Krishnamurthy Soumyanath

    发明人： Gaurab Banerjee ,  Krishnamurthy Soumyanath

    IPC分类号： H03H7/38

    CPC分类号： H03H7/38

    摘要： An apparatus and system may include a microstrip line capable of being coupled to an amplifier, wherein the microstrip line is to transform an input impedance of the amplifier to a substantially resistive value, and wherein the microstrip line has a characteristic impedance approximately equal to a selected system reference impedance. The apparatus and system may include a transformer coupled to the microstrip line, wherein the transformer is to transform the substantially resistive value into approximately a resistance of a source impedance included in a source. An article may include data, which, when accessed, results in a machine performing a method including simulating selecting a system having a reference impedance and simulating coupling an amplifier having an input impedance to a source having a source impedance using a transformer coupled to a microstrip line.

    摘要翻译： 装置和系统可以包括能够耦合到放大器的微带线，其中微带线将放大器的输入阻抗转换成基本上电阻的值，并且其中微带线具有大约等于所选择的特性阻抗的特性阻抗 系统参考阻抗。 该装置和系统可以包括耦合到微带线的变压器，其中变压器将基本上电阻值转换成源中包括的源阻抗的大致电阻。 物品可以包括数据，当被访问时，这导致机器执行包括模拟选择具有参考阻抗的系统的方法的机器，并且使用耦合到微带的变压器来模拟将具有输入阻抗的放大器耦合到具有源阻抗的源 线。

    Adaptively extending tunable range of frequency in a closed loop
    4.
    发明授权
    Adaptively extending tunable range of frequency in a closed loop 有权
    在闭环中自适应地扩展频率的可调范围

    公开(公告)号：US06885873B2

    公开(公告)日：2005-04-26

    申请号：US10324686

    申请日：2002-12-19

    申请人： Ashoke Ravi ,  Krishnamurthy Soumyanath ,  Gaurab Banerjee

    发明人： Ashoke Ravi ,  Krishnamurthy Soumyanath ,  Gaurab Banerjee

    IPC分类号： H03L7/089 ,  H03L7/093 ,  H03L7/107 ,  H03L7/18 ,  H04B7/00

    CPC分类号： H03L7/18 ,  H03L7/0898 ,  H03L7/093 ,  H03L7/107

    摘要： A semiconductor device or a circuit includes a controllable oscillator and circuitry that senses a voltage which may control the controllable oscillator and digitally controls a gain compensation, adaptively compensating for a drop in a gain against overall loop gain within a closed loop. In one embodiment, a single supply source may be used to power the closed loop while a variable gain stage that is digitally controllable may adjust the gain in a feed-forward manner based on the drop.

    摘要翻译： 半导体器件或电路包括可控振荡器和电路，其感测可控制可控振荡器并且数字控制增益补偿的电压，自适应地补偿增益中的下降与闭环内的整体环路增益。 在一个实施例中，可以使用单个供电源为闭环供电，而可数字控制的可变增益级可以基于该下降以前馈方式调整增益。

    System and Method for Controlling Resonance Frequency of Film Bulk Acoustic Resonator Devices
    7.
    发明申请
    System and Method for Controlling Resonance Frequency of Film Bulk Acoustic Resonator Devices 有权
    用于控制膜体积声谐振器器件的谐振频率的系统和方法

    公开(公告)号：US20090039981A1

    公开(公告)日：2009-02-12

    申请号：US11836538

    申请日：2007-08-09

    申请人： Hiroyuki Ito ,  Hasnain Lakdawala ,  Ashoke Ravi ,  Krishnamurthy Soumyanath

    发明人： Hiroyuki Ito ,  Hasnain Lakdawala ,  Ashoke Ravi ,  Krishnamurthy Soumyanath

    IPC分类号： H03H9/13

    CPC分类号： H03H19/004 ,  H03H9/02007 ,  H03H2009/02204

    摘要： Disclosed is a system and method for controlling a resonance frequency of a Film Bulk Acoustic Resonator (FBAR) device. The system includes at least one switching capacitor coupled to the FBAR device and a modulator. The at least one switching capacitor includes at least one capacitor and a switch configuration disposed in series with the FBAR device and the at least one capacitor, which is switch configuration capable of opening and closing connection of the at least one capacitor with the FBAR device. The modulator is coupled to the switch configuration, which generates a switching condition signal based on the manufacturing variation in the FBAR device and the environmental effects on the FBAR device. The switch configuration performs opening and closing of the connection of the at least one capacitor and the FBAR device based on the switching condition signal.

    摘要翻译： 公开了一种用于控制膜体声波谐振器（FBAR）装置的谐振频率的系统和方法。 该系统包括耦合到FBAR器件和调制器的至少一个开关电容器。 所述至少一个开关电容器包括至少一个电容器和与所述FBAR器件和所述至少一个电容器串联布置的开关配置，所述至少一个电容器是能够打开和关闭所述至少一个电容器与所述FBAR器件的连接的开关配置。 调制器耦合到开关配置，其根据FBAR器件的制造变化和对FBAR器件的环境影响产生开关条件信号。 开关配置基于开关条件信号来执行至少一个电容器和FBAR器件的连接的打开和闭合。

    Single event upset hardened latch
    9.
    发明授权
    Single event upset hardened latch 有权
    单个事件镦粗硬化闩锁

    公开(公告)号：US07161404B2

    公开(公告)日：2007-01-09

    申请号：US10742436

    申请日：2003-12-19

    申请人： Peter Hazucha ,  Krishnamurthy Soumyanath

    发明人： Peter Hazucha ,  Krishnamurthy Soumyanath

    IPC分类号： H03K3/289

    CPC分类号： H03K3/356156 ,  H03K3/012 ,  H03K3/0375 ,  H03K3/356173

    摘要： A hardened latch capable of providing protection against single event upsets (SEUs) is disclosed. The hardened latch includes a first latch and a second latch that mirrors a subset of gates of the first latch. The second latch is inserted in the feedback path of the keeper circuit of the first latch and is cross-coupled with the gates of the keeper circuit of the first latch. The latch is hardened against single event upsets and an arbitrary number of successive SEUs attacking a single node, provided that the time between successive SEUs is larger than the recovery time of the latch. An alternate embodiment of the hardened latch includes a split buffer output. This embodiment is capable of reducing the propagation of erroneous transients. Another alternate embodiment of the hardened latch includes a Miller C buffer output. This embodiment is capable of reducing the propagation of erroneous transients below the level achievable in a hardened latch employing a split buffer output.

    摘要翻译： 公开了一种能够提供针对单个事件扰乱（SEU）的保护的硬化锁存器。 硬化的锁存器包括第一锁存器和第二锁存器，其对第一锁存器的门的子集进行镜像。 第二锁存器插入在第一锁存器的保持器电路的反馈路径中，并且与第一锁存器的保持器电路的栅极交叉耦合。 如果连续的SEU之间的时间大于锁存器的恢复时间，则锁存器会针对单个事件扰乱和任意数量的连续的SEU进行加固。 硬化锁存器的替代实施例包括分离缓冲器输出。 该实施例能够减少错误瞬变的传播。 硬化锁存器的另一替代实施例包括米勒C缓冲器输出。 该实施例能够将错误瞬变的传播降低到使用分离缓冲器输出的硬化锁存器中可实现的电平以下。