利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

97 条记录 (耗时 0.027 秒)

    Apparatus and method for RTL modeling of a register
    1.
    发明授权
    Apparatus and method for RTL modeling of a register 有权
    寄存器的RTL建模的装置和方法

    公开(公告)号：US07308659B1

    公开(公告)日：2007-12-11

    申请号：US10642084

    申请日：2003-08-14

    申请人： Gopinath Rangan ,  Guy Dupenloup ,  Wira Gunawan ,  Tzung-Chin Chang ,  Khai Nguyen

    发明人： Gopinath Rangan ,  Guy Dupenloup ,  Wira Gunawan ,  Tzung-Chin Chang ,  Khai Nguyen

    IPC分类号： G06F17/50

    CPC分类号： G06F17/505

    摘要： The present invention is directed to reducing errors due to floating values introduced during tristate and contention when modeling a register in RTL. In one embodiment, the floating values are replaced by predetermined desired values corresponding to the floating values which are both stored in a lookup table. In another embodiment, when a floating value is detected, that value is ignored and the previous clock value is retained.

    摘要翻译： 本发明旨在减少在对RTL中的寄存器建模时在三态和争用期间引入的浮置值造成的误差。 在一个实施例中，浮动值被对应于两者都存储在查找表中的浮动值的预定期望值替换。 在另一个实施例中，当检测到浮动值时，忽略该值并保留先前的时钟值。

    Over-voltage protection of integrated circuit I/O pins
    3.
    发明授权
    Over-voltage protection of integrated circuit I/O pins 失效
    集成电路I / O引脚的过电压保护

    公开(公告)号：US06970024B1

    公开(公告)日：2005-11-29

    申请号：US10786370

    申请日：2004-02-24

    申请人： Dirk Reese ,  Tzung-Chin Chang ,  Chiakang Sung ,  Khai Nguyen ,  Gopinath Rangan ,  Xiaobao Wang

    发明人： Dirk Reese ,  Tzung-Chin Chang ,  Chiakang Sung ,  Khai Nguyen ,  Gopinath Rangan ,  Xiaobao Wang

    IPC分类号： H03K3/01 ,  H03K3/356 ,  H03K19/003

    CPC分类号： H03K3/356113 ,  H03K19/00315

    摘要： Circuits, methods, and apparatus for protecting devices in an output stage from over-voltage conditions caused by high supply and input voltages. Embodiments provide over-voltage protection that operates over a range of voltage levels, and that can be optimized for performance at different voltage levels. An exemplary embodiment of the present invention uses stacked devices to protect n and p-channel output devices from excess supply and input voltages. These stacked devices are biased by voltages received at their gates. These gate voltages vary as a function of supply voltage to maintain performance. Other embodiments of the present invention provide a body bias switch that generates a bias for the bulk of p-channel output devices. This bias tracks the higher of a supply or input voltage, such that parasitic drain-to-bulk diodes do not conduct. A switch may be provided that shorts the bulk connection to VCC under appropriate conditions.

    摘要翻译： 用于保护输出级的器件免受由高电源和输入电压引起的过电压状态的电路，方法和装置。 实施例提供了在一定范围的电压电平上工作的过电压保护，并且可针对不同电压电平下的性能进行优化。 本发明的示例性实施例使用堆叠器件来保护n和p沟道输出器件免受过多的电源和输入电压的影响。 这些堆叠的器件被其栅极处接收的电压偏置。 这些栅极电压随着电源电压而变化，以保持性能。 本发明的其它实施例提供一种主体偏置开关，其产生用于大量p沟道输出装置的偏置。 该偏置跟踪电源或输入电压的较高，使得寄生漏极 - 体二极管不导通。 可以提供在适当条件下短路与VCC的大容量连接的开关。

    On/off reference voltage switch for multiple I/O standards
    6.
    发明授权
    On/off reference voltage switch for multiple I/O standards 有权
    用于多个I / O标准的开/关参考电压开关

    公开(公告)号：US06911860B1

    公开(公告)日：2005-06-28

    申请号：US10037716

    申请日：2001-11-09

    申请人： Xiaobao Wang ,  Chiakang Sung ,  Khai Nguyen ,  Joseph Huang ,  Bonnie Wang ,  Philip Pan ,  Yan Chong ,  In Whan Kim ,  Gopinath Rangan ,  Tzung-Chin Chang

    发明人： Xiaobao Wang ,  Chiakang Sung ,  Khai Nguyen ,  Joseph Huang ,  Bonnie Wang ,  Philip Pan ,  Yan Chong ,  In Whan Kim ,  Gopinath Rangan ,  Tzung-Chin Chang

    IPC分类号： H03K17/35

    CPC分类号： H03K17/6871 ,  H03K3/356113 ,  H03K17/063

    摘要： A switch circuit selectively provides a reference voltage, needed in some I/O standards, to a logic device. The circuit receives a dedicated power supply that is different from the device's I/O supply. It may also include a level shifting circuit for converting a master control signal having a logic level determined by a first supply to a first control signal having a logic level determined by the dedicated supply. The switch circuit also includes a transmission switch that passes the reference voltage to an output in response to at least the first control signal. The transmission switch may be a CMOS transmission gate with at least one NMOS transistor controlled by the first control signal in parallel with at least one PMOS transistor controlled by a second control signal, complementary to the first. The second control signal may be generated by another level shifting circuit and have a logic level determined by the I/O supply.

    摘要翻译： 开关电路选择性地将某些I / O标准所需的参考电压提供给逻辑器件。 该电路接收与设备的I / O电源不同的专用电源。 其还可以包括电平移位电路，用于将具有由第一电源确定的逻辑电平的主控制信号转换成具有由专用电源确定的逻辑电平的第一控制信号。 开关电路还包括传输开关，其响应于至少第一控制信号将参考电压传递到输出。 传输开关可以是CMOS传输门，其中至少一个NMOS晶体管由第一控制信号控制，与由与第一控制信号互补的第二控制信号控制的至少一个PMOS晶体管并联。 第二控制信号可以由另一电平移位电路产生并具有由I / O电源确定的逻辑电平。

    Schmitt trigger circuit with adjustable trip point voltages
    8.
    发明授权
    Schmitt trigger circuit with adjustable trip point voltages 有权
    施密特触发电路具有可调跳闸点电压

    公开(公告)号：US06870413B1

    公开(公告)日：2005-03-22

    申请号：US10017933

    申请日：2001-12-14

    申请人： Tzung-Chin Chang ,  Chiakang Sung ,  Khai Nguyen ,  Joseph Huang ,  Bonnie Wang ,  Yan Chong ,  Xiaobao Wang ,  Philip Pan ,  Gopinath Rangan ,  In Whan Kim

    发明人： Tzung-Chin Chang ,  Chiakang Sung ,  Khai Nguyen ,  Joseph Huang ,  Bonnie Wang ,  Yan Chong ,  Xiaobao Wang ,  Philip Pan ,  Gopinath Rangan ,  In Whan Kim

    IPC分类号： H03K3/3565 ,  H03K3/012

    CPC分类号： H03K3/3565

    摘要： A Schmitt trigger circuit has an adjustable hysteresis characteristic by providing a plurality of feedback circuits that differently affect at least one, and preferably both, of the circuit's upper trip point level and lower trip point level. The upper trip point level can be adjusted by selecting a desired feedback circuit from a first set of feedback circuits, and/or the lower trip point level can be adjusted by selecting a desired feedback circuit from a second set of feedback circuits. Feedback circuit selection is achieved by one or more control signals that may be programmable. The hysteresis characteristic can be adjusted to meet desired noise margin, delay, and input recognition criteria at different VCC levels. The Schmitt trigger circuit may be a CMOS Schmitt trigger with two input stage NMOS, two input stage PMOS transistors, a first set of NMOS feedback circuits, and a second set of PMOS feedback circuits.

    摘要翻译： 施密特触发电路具有可调滞后特性，通过提供多个反馈电路，其不同地影响电路的上跳点电平和较低跳变点电平的至少一个，优选两者。 可以通过从第一组反馈电路中选择所需的反馈电路来调整上跳点电平，和/或可以通过从第二组反馈电路中选择所需的反馈电路来调整下跳变点电平。 反馈电路选择由一个或多个可编程的控制信号来实现。 可以调节滞后特性，以满足不同VCC电平下的所需噪声容限，延迟和输入识别准则。 施密特触发电路可以是具有两个输入级NMOS，两个输入级PMOS晶体管，第一组NMOS反馈电路组和第二组PMOS反馈电路的CMOS施密特触发器。

    Configurable decoder for addressing a memory
    10.
    发明授权
    Configurable decoder for addressing a memory 有权
    用于寻址存储器的可配置解码器

    公开(公告)号：US06747903B1

    公开(公告)日：2004-06-08

    申请号：US10046939

    申请日：2002-01-14

    申请人： Philip Y. Pan ,  Chiakang Sung ,  Joseph Huang ,  Bonnie Wang ,  Khai Nguyen ,  Xiaobao Wang ,  Gopinath Rangan ,  In Whan Kim ,  Yan Chong ,  Tzung-Chin Chang

    发明人： Philip Y. Pan ,  Chiakang Sung ,  Joseph Huang ,  Bonnie Wang ,  Khai Nguyen ,  Xiaobao Wang ,  Gopinath Rangan ,  In Whan Kim ,  Yan Chong ,  Tzung-Chin Chang

    IPC分类号： G11C700

    CPC分类号： H03K19/1776 ,  G11C8/16

    摘要： Methods and apparatus for decoding addresses in a memory to provide mixed input and output data widths. A method includes receiving an address portion comprising a first number of bits. A second number of bits of the address portion are blocked, where the second number is less than the first number. A third number of bits are not blocked, and the third number plus the second number equal the first number. The third number of bits are decoded and a fourth number of memory cells are selected. The fourth number is equal to two to the power of the second number. A fourth number of data bits are received and multiplexed to the selected memory cells. The data bits are written to the selected memory cells.

    摘要翻译： 用于解码存储器中的地址以提供混合的输入和输出数据宽度的方法和装置。 一种方法包括接收包括第一位数的地址部分。 地址部分的第二位数被阻塞，其中第二个数字小于第一个数字。 第三个位数不被阻塞，第三个数字加上第二个数字等于第一个数字。 第三位数被解码，并且选择第四数量的存储单元。 第四个数字等于第二个数字的两倍。 接收第四数量的数据位并将其多路复用到选择的存储单元。 数据位被写入选定的存储单元。