利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

74 条记录 (耗时 0.046 秒)

    Outer encoder and outer encoding method thereof
    3.
    发明授权
    Outer encoder and outer encoding method thereof 有权
    外编码器及其外编码方法

    公开(公告)号：US07930618B2

    公开(公告)日：2011-04-19

    申请号：US11504029

    申请日：2006-08-15

    申请人： Jung-pil Yu ,  Hae-joo Jeong ,  Eui-jun Park ,  Joon-soo Kim ,  Yong-sik Kwon ,  Jin-Hee Jeong ,  Yong-deok Chang ,  Kum-ran Ji ,  Jong-hun Kim

    发明人： Jung-pil Yu ,  Hae-joo Jeong ,  Eui-jun Park ,  Joon-soo Kim ,  Yong-sik Kwon ,  Jin-Hee Jeong ,  Yong-deok Chang ,  Kum-ran Ji ,  Jong-hun Kim

    IPC分类号： H03M13/00

    CPC分类号： H04N21/4382 ,  H03M13/2903 ,  H03M13/2957 ,  H03M13/356 ,  H03M13/6538 ,  H04L1/0041 ,  H04L1/0043 ,  H04L1/0059 ,  H04L1/0065 ,  H04L1/0067 ,  H04L1/007 ,  H04L1/0083 ,  H04N21/234327 ,  H04N21/2383 ,  H04N21/631

    摘要： An outer encoder includes a bit detector that receives a turbo stream provided with a parity insertion region and that detects data bits from the turbo stream, an encoder that convolution-encodes the detected data bits, and a bit inserter that inserts an encoded value outputted from the encoder into the parity insertion region in the turbo stream. The encoder includes a first register; a second register, in which when a bit value is stored in the first register, a stored value pre-stored in the first register is shifted and stored; a third register, in which when a bit value is stored in the second register, a stored value pre-stored in the second register is shifted and stored; a first adder adding the input bit value, the stored value pre-stored in the first register, and the stored value pre-stored in the third register, and storing the resultant value of addition in the first register, if a specified bit is inputted; and a second adder adding the input bit value, the stored value pre-stored in the first register, and the stored value pre-stored in the second register to output the resultant value of addition. Accordingly, only the turbo stream in the dual transport stream is robustly processed.

    摘要翻译： 外部编码器包括：位检测器，其接收设置有奇偶校验插入区域并且从turbo流检测数据位的turbo流;对所检测到的数据位进行卷积编码的编码器;以及插入从 编码器进入turbo流中的奇偶校验插入区域。 编码器包括第一寄存器; 第二寄存器，其中当位值存储在第一寄存器中时，预先存储在第一寄存器中的存储值被移位并存储; 第三寄存器，其中当位值存储在第二寄存器中时，预存储在第二寄存器中的存储值被移位并存储; 如果输入了指定的位，第一加法器将预先存储在第一寄存器中的存储值和预先存储在第三寄存器中的存储值相加，并将加法结果存储在第一寄存器中， ; 以及第二加法器，将输入比特值，预先存储在第一寄存器中的存储值和预先存储在第二寄存器中的存储值相加，以输出所得到的加法值。 因此，只有双传输流中的turbo流被鲁棒地处理。

    Digital broadcasting transmission system and method thereof
    5.
    发明授权
    Digital broadcasting transmission system and method thereof 有权
    数字广播传输系统及其方法

    公开(公告)号：US07823051B2

    公开(公告)日：2010-10-26

    申请号：US11416247

    申请日：2006-05-03

    申请人： Hae-joo Jeong ,  Jung-pil Yu ,  Eui-jun Park ,  Joon-soo Kim ,  Jin-hee Jeong ,  Jong-hun Kim ,  Yong-sik Kwon

    发明人： Hae-joo Jeong ,  Jung-pil Yu ,  Eui-jun Park ,  Joon-soo Kim ,  Jin-hee Jeong ,  Jong-hun Kim ,  Yong-sik Kwon

    IPC分类号： H03M13/00

    CPC分类号： H03M13/2972 ,  H04L1/0041 ,  H04L1/005 ,  H04L1/0064 ,  H04L1/007

    摘要： A digital broadcasting transmission system and method thereof. The digital broadcasting transmission system, comprises an RS encoder to encode a dual transport stream (TS) which includes a normal stream and a plurality of turbo streams multiplexed together, an interleaver to interleave the encoded dual TS, a turbo processor to detect the turbo streams from the interleaved dual TS and to encode the detected turbo stream, and a trellis encoder to pseudo2 (P-2) vestigial sideband (VSB) code the turbo-processed dual TS, and, then, to perform trellis encoding, and a main multiplexer (MUX) to multiplex the trellis-encoded dual TS by adding a field synchronous signal and a segment synchronous signal thereto.

    摘要翻译： 数字广播传输系统及其方法。 数字广播传输系统包括RS编码器，用于对包括正常流和复用在一起的多个turbo流的双传输流（TS）进行编码，交织器交织编码的双TS，turbo处理器检测turbo流 来自交织的双TS并对所检测到的turbo流进行编码，并且将网格编码器编码为伪T2（P-2）残留边带（VSB），对Turbo处理的双TS进行编码，然后执行网格编码，以及主复用器 （MUX）通过向其提供场同步信号和段同步信号来复用网格编码的双TS。

    Advanced-VSB system (A-VSB)
    6.
    发明授权
    Advanced-VSB system (A-VSB) 有权
    高级VSB系统（A-VSB）

    公开(公告)号：US07639751B2

    公开(公告)日：2009-12-29

    申请号：US11416254

    申请日：2006-05-03

    申请人： Jung-pil Yu ,  Hae-joo Jeong ,  Joon-soo Kim ,  Yong-sik Kwon ,  Eui-jun Park ,  Jin-hee Jeong ,  Kum-ran Ji ,  Jong-hun Kim

    发明人： Jung-pil Yu ,  Hae-joo Jeong ,  Joon-soo Kim ,  Yong-sik Kwon ,  Eui-jun Park ,  Jin-hee Jeong ,  Kum-ran Ji ,  Jong-hun Kim

    IPC分类号： H04L5/12

    CPC分类号： H04L1/0041 ,  H03M13/235 ,  H03M13/256 ,  H03M13/6538 ,  H04L1/006 ,  H04L1/0071

    摘要： A method of resetting a trellis-coded modulation (TCM) encoder to a known state, the TCM encoder including a reset input that resets the TCM encoder to the known state when held at a reset level for a plurality of symbol clock cycles, the method including identifying an event to occur in the future that requires the TCM encoder to be reset to the known state; and holding the reset input of the TCM encoder at the reset level beginning the plurality of clock symbol cycles before a time the event will occur so that the TCM encoder will be reset to the known state immediately before the event occurs.

    摘要翻译： 一种将网格编码调制（TCM）编码器复位到已知状态的方法，所述TCM编码器包括复位输入，所述复位输入在多个符号时钟周期保持在复位电平时将TCM编码器复位到已知状态，所述方法 包括识别将来需要将TCM编码器复位到已知状态的事件; 并且在发生事件之前将TCM编码器的复位输入保持在复位电平，开始多个时钟符号周期，使得TCM编码器将在事件发生之前立即复位到已知状态。