利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

19 条记录 (耗时 0.027 秒)

    Semiconductor device, circuit, display device using the same, and method for driving the same
    2.
    发明申请
    Semiconductor device, circuit, display device using the same, and method for driving the same 有权
    半导体装置，电路，使用其的显示装置及其驱动方法

    公开(公告)号：US20060109225A1

    公开(公告)日：2006-05-25

    申请号：US11229380

    申请日：2005-09-19

    申请人： Hiroshi Haga ,  Tomohiko Otose ,  Hideki Asada ,  Yoshihiro Nonaka ,  Takahiro Korenari ,  Kenichi Takatori

    发明人： Hiroshi Haga ,  Tomohiko Otose ,  Hideki Asada ,  Yoshihiro Nonaka ,  Takahiro Korenari ,  Kenichi Takatori

    IPC分类号： G09G3/36

    CPC分类号： G09G3/3648 ,  G09G3/3688 ,  G09G2300/0408 ,  G09G2300/08 ,  G09G2310/027 ,  G09G2310/0289 ,  G09G2310/0297

    摘要： A device excellent in electrical characteristics is provided by suppressing an operation failure owing to a hysteresis effect that occurs in a circuit using MOS transistors having floating bodies. Moreover, sensitivity of a sense amplifier circuit and a latch circuit including these MOS transistors as components is improved. A signal required in a circuit other than a first circuit is outputted by using electrical characteristics of MOS transistors in a first period (effective period), and in a second period (idle period) excluding the first period, between the gate and source of MOS transistors, a step waveform voltage not less than threshold voltages of these MOS transistors is given.

    摘要翻译： 通过抑制由于在使用具有浮体的MOS晶体管的电路中发生的滞后效应而导致的操作故障，提供了电特性优异的装置。 此外，提高了包括这些MOS晶体管的读出放大器电路和锁存电路的灵敏度。 在第一周期（有效期）内，在MOS晶体管的栅极与源极之间的第二周期（第一周期内的空闲周期）中，通过使用MOS晶体管的电气特性，输出除第一电路以外的电路所需的信号 给出了不低于这些MOS晶体管的阈值电压的阶跃波形电压。

    Optical printer head with integrated drive circuitry
    3.
    发明授权
    Optical printer head with integrated drive circuitry 有权
    带集成驱动电路的光学打印机头

    公开(公告)号：US06750895B1

    公开(公告)日：2004-06-15

    申请号：US09670596

    申请日：2000-09-29

    申请人： Tomohiko Otose ,  Hideki Asada ,  Tsutomu Uezono ,  Atsushi Oda ,  Satoru Toguchi

    发明人： Tomohiko Otose ,  Hideki Asada ,  Tsutomu Uezono ,  Atsushi Oda ,  Satoru Toguchi

    IPC分类号： B41J245

    CPC分类号： B41J2/45

    摘要： An optical printer head with a plurality of light-emitting devices arranged in two dimensions is capable of providing a desired amount of exposure using light-emitting devices having even small luminance, ease of corrections to a sensitivity of a photosensitive body and to a positional displacement of an object to be printed, performing printing on multiple gray scales and implementing high density and miniaturization. The optical printer head is so configured that a picture element array including picture elements containing light-emitting devices arranged in line and string directions in two dimensions, a horizontal scanning circuit to feed data signals to each picture element string in the picture element array and a vertical scanning circuit to sequentially select and activate each picture element in the picture element array are formed on a same insulating substrate to support production of the above effects. The luminance of the picture elements is also made variable by use of a plurality of light-emitting devices and/or variable drive for each picture element to enhance the continuity of gray scale achieved.

    摘要翻译： 具有排列成二维的多个发光元件的光学打印机头能够使用具有均匀的亮度，易于校正感光体的灵敏度和位置偏移的发光元件提供期望的曝光量 要打印的对象，在多个灰度级上执行打印并实现高密度和小型化。 光学打印机头被配置为使得包括具有二维排列成行和串方向的发光器件的图像元素的像素阵列，用于将数据信号馈送到像素阵列中的每个图像元素串的水平扫描电路和 在相同的绝缘基板上形成顺序地选择和激活像素阵列中的每个像素的垂直扫描电路，以支持上述效果的产生。 通过使用多个发光装置和/或每个图像元素的可变驱动器也可以使图像元素的亮度可变，以增强实现的灰度级的连续性。

    Optical printer head and driving method thereof
    4.
    发明授权
    Optical printer head and driving method thereof 有权
    光学打印头及其驱动方法

    公开(公告)号：US06642950B2

    公开(公告)日：2003-11-04

    申请号：US09835519

    申请日：2001-04-17

    申请人： Tomohiko Otose ,  Hideki Asada

    发明人： Tomohiko Otose ,  Hideki Asada

    IPC分类号： B41J2435

    CPC分类号： B41J2/45

    摘要： An optical printer head usable in an optical printer with a line light source and suitably utilizing an organic electroluminscence (EL) element and the like as its light-emitting element that includes a pixel array including pixels arranged two-dimensionally in row and column directions, each of the pixels including a light-emitting element, a memory array including memory cells arranged two-dimensionally in row and column directions for holding printing data input thereto, a horizontal scanning circuit for supplying a data signal to each memory cell column, a first vertical scanning circuit for sequentially selecting memory cell rows to write data to each memory cell, a circuit for arbitrarily selecting the memory cell rows to read data from each memory cell, a second vertical scanning circuit for sequentially selecting pixel rows, and a buffer located between the memory array and the pixel array.

    摘要翻译： 一种光学打印头，其可用于具有线光源的光学打印机，并适当地利用有机电致发光（EL）元件等作为其发光元件，其包括像素阵列，所述像素阵列包括在行和列方向上二维排列的像素， 每个像素包括发光元件，包括用于保持输入到其中的印刷数据的行和列方向二维地布置的存储单元的存储器阵列，用于将数据信号提供给每个存储单元列的水平扫描电路，第一 用于顺序选择存储单元行以将数据写入每个存储单元的垂直扫描电路，用于任意选择存储单元行以从每个存储单元读取数据的电路，用于顺序选择像素行的第二垂直扫描电路和位于 存储器阵列和像素阵列。

    Bootstrap circuit, shift register employing the same and display device
    8.
    发明授权
    Bootstrap circuit, shift register employing the same and display device 有权
    自举电路，采用相同的移位寄存器和显示设备

    公开(公告)号：US07889832B2

    公开(公告)日：2011-02-15

    申请号：US12470788

    申请日：2009-05-22

    申请人： Tomohiko Otose ,  Masamichi Shimoda

    发明人： Tomohiko Otose ,  Masamichi Shimoda

    IPC分类号： G11C19/00

    CPC分类号： G11C19/28 ,  G09G3/3266 ,  G09G2310/0286 ,  G09G2330/021

    摘要： Disclosed is a shift register which includes first transistor connected between a first clock signal terminal and an output terminal, a second transistor with a gate connected to an input terminal and a source connected to a gate of the first transistor, a third transistor with a gate connected to a second clock signal terminal, an inverter with an input connected to the input terminal, a fourth transistor cascode connected to the third transistor with a gate connected to an output of the inverter, a fifth transistor connected between the gate of the first transistor and a power supply terminal, a sixth transistor connected between the fourth transistor and the power supply terminal with a gate connected to the input terminal, and a seventh transistor connected between the output terminal and the power supply terminal, the fifth and seventh transistors having gates connected in common to a connection node of the fourth and the sixth transistors.

    摘要翻译： 公开了一种移位寄存器，其包括连接在第一时钟信号端和输出端之间的第一晶体管，具有连接到输入端的栅极的第二晶体管和连接到第一晶体管的栅极的源极，具有栅极的第三晶体管 连接到第二时钟信号端子，具有连接到输入端子的输入的反相器，连接到第三晶体管的第四晶体管共源共栅，栅极连接到反相器的输出，第五晶体管连接在第一晶体管的栅极之间 电源端子，连接在第四晶体管和电源端子之间的第六晶体管，栅极连接到输入端子，第七晶体管连接在输出端子和电源端子之间，第五和第七晶体管具有栅极 共同连接到第四和第六晶体管的连接节点。

    Bidirectional shift register and display device using the same
    9.
    发明授权
    Bidirectional shift register and display device using the same 有权
    双向移位寄存器和使用其的显示装置

    公开(公告)号：US08937614B2

    公开(公告)日：2015-01-20

    申请号：US12264377

    申请日：2008-11-04

    申请人： Tomohiko Otose ,  Masamichi Shimoda

    发明人： Tomohiko Otose ,  Masamichi Shimoda

    IPC分类号： G06F3/038 ,  G09G5/00 ,  G11C19/28 ,  G09G3/36

    CPC分类号： G11C19/28 ,  G09G3/3677

    摘要： A device, in which circuit size is small and operation is stable, comprises a plurality of serially connected unit registers (shift registers) in which transfer is controlled by any of three or more clock signals each having a different phase, and a setting signal which determines shift direction; and a selection circuit (switch array) which can select at least one clock signal from the three or more clock signals in accordance with the setting signal; wherein the unit registers are put in a reset state by one clock signal selected by the selection circuit, corresponding to each of the unit registers

    摘要翻译： 电路尺寸小且操作稳定的装置包括多个串联的单元寄存器（移位寄存器），其中传输由三个或更多个具有不同相位的时钟信号中的任何一个控制，以及设置信号 确定换档方向; 以及选择电路（开关阵列），其可以根据设置信号从三个或更多个时钟信号中选择至少一个时钟信号; 其中单元寄存器由选择电路选择的与每个单元寄存器对应的一个时钟信号置于复位状态

    Shift register, display and method for driving shift register
    10.
    发明授权
    Shift register, display and method for driving shift register 有权
    移位寄存器，驱动移位寄存器的显示和方法

    公开(公告)号：US08462096B2

    公开(公告)日：2013-06-11

    申请号：US12575101

    申请日：2009-10-07

    申请人： Tomohiko Otose

    发明人： Tomohiko Otose

    IPC分类号： G09G3/36

    CPC分类号： G11C19/28 ,  G09G3/3677 ,  G09G2310/0286

    摘要： A shift register comprises: a first output circuit controlled by a first clock signal to output a signal to a first output signal line; a second output circuit controlled by a second clock signal with a phase different from a phase of the first clock signal to output a signal to a second output signal line; a first control signal line connected to the first and second output circuits; and a second control signal line connected to the first and second output circuits.

    摘要翻译： 移位寄存器包括：由第一时钟信号控制的第一输出电路，以将信号输出到第一输出信号线; 由第二时钟信号控制的第二输出电路，其具有不同于第一时钟信号的相位的相位，以将信号输出到第二输出信号线; 连接到第一和第二输出电路的第一控制信号线; 以及连接到第一和第二输出电路的第二控制信号线。