公开(公告)号：US06603481B1

公开(公告)日：2003-08-05

申请号：US09294002

申请日：1999-04-19

申请人： Hiroyuki Kawai ,  Robert Streitenberger ,  Yoshitsugu Inoue ,  Keijiro Yoshimatsu ,  Junko Kobara ,  Hiroyasu Negishi

发明人： Hiroyuki Kawai ,  Robert Streitenberger ,  Yoshitsugu Inoue ,  Keijiro Yoshimatsu ,  Junko Kobara ,  Hiroyasu Negishi

IPC分类号： G06F1580

CPC分类号： G06F15/8007

摘要： The geometry processor includes mutually independent first and second external interface ports connected to a host processor, and a rendering processor, respectively, and a geometry calculation core which processes a geometry calculation applied through the first external interface port from the host processor. The geometry calculation core includes a plurality of SIMD type floating point calculating units, a floating point power computing unit, an integer calculating unit, a controller responsive to an instruction from the host processor which controls the plurality of floating point calculating units, the floating point power computing unit and the integer calculating unit to process data from the host processor, and an output controller which outputs the processed data to the rendering processor through the second external interface port.

摘要翻译： 几何处理器包括分别连接到主机处理器和渲染处理器的相互独立的第一和第二外部接口端口以及处理通过第一外部接口端口从主机处理器应用的几何计算的几何计算核心。 几何计算核心包括多个SIMD型浮点计算单元，浮点计算单元，整数计算单元，响应于来自主处理器的控制多个浮点计算单元的指令的控制器，浮点 功率计算单元和用于处理来自主处理器的数据的整数计算单元，以及输出控制器，其通过第二外部接口端口将处理后的数据输出到渲染处理器。

公开(公告)号：US06442627B1

公开(公告)日：2002-08-27

申请号：US09453547

申请日：1999-12-03

申请人： Hiroyasu Negishi ,  Junko Kobara ,  Yoshitsugu Inoue ,  Hiroyuki Kawai ,  Keijiro Yoshimatsu ,  Nelson Chan ,  Robert Streitenberger

发明人： Hiroyasu Negishi ,  Junko Kobara ,  Yoshitsugu Inoue ,  Hiroyuki Kawai ,  Keijiro Yoshimatsu ,  Nelson Chan ,  Robert Streitenberger

IPC分类号： G06F300

CPC分类号： G06F7/57 ,  G06F5/10

摘要： An output FIFO data transfer control device can comprise a geometric arithmetic core including one integer processing unit or IPU and a plurality of floating-point processing units or FPUs. Each processing unit includes an intermediate buffer or data output buffer for storing a data on an arithmetic result. When an instruction of data transfer from at least one of the plurality of processing units to one output FIFO is issued, a write/read pointer generating unit generates a write pointer identifying a specific location where data on an arithmetic result associated with the instruction is to be stored in the intermediate buffer of at least one of the plurality of processing units. The write/read pointer generating unit also generates a read pointer identifying a specific location where data is to be read out of the intermediate buffer of at least one of the plurality of processing units. A transfer mode setting unit sets a transfer mode identifying which at least one of the plurality of processing units is to transfer data on an arithmetic result, and sequentially furnishes a read enable signal to at least one of the plurality of processing units so as to read out the data from the intermediate buffer of at least one of the plurality of processing units.

摘要翻译： 输出FIFO数据传送控制装置可以包括包括一个整数处理单元或IPU以及多个浮点处理单元或FPU的几何运算核心。 每个处理单元包括用于存储关于算术结果的数据的中间缓冲器或数据输出缓冲器。 当发出从多个处理单元中的至少一个处理单元到一个输出FIFO的数据传送指令时，写入/读出指针生成单元产生一个写入指针，该指针识别与该指令相关联的算术结果的数据为 被存储在多个处理单元中的至少一个处理单元的中间缓冲器中。 写/读指针生成单元还生成识别要从多个处理单元中的至少一个的中间缓冲器读出数据的特定位置的读指针。 传送模式设置单元设置传送模式，其识别多个处理单元中的至少一个处理单元是在算术结果上传送数据，并且将读取使能信号顺序地提供给多个处理单元中的至少一个，以便读取 从多个处理单元中的至少一个的中间缓冲器输出数据。

公开(公告)号：US06480873B1

公开(公告)日：2002-11-12

申请号：US09478004

申请日：2000-01-05

申请人： Yoshitsugu Inoue ,  Hiroyuki Kawai ,  Junko Kobara ,  Robert Streitenberger ,  Keijiro Yoshimatsu ,  Hiroyasu Negishi

发明人： Yoshitsugu Inoue ,  Hiroyuki Kawai ,  Junko Kobara ,  Robert Streitenberger ,  Keijiro Yoshimatsu ,  Hiroyasu Negishi

IPC分类号： G06F738

CPC分类号： G06F7/556

摘要： A power operation device comprises a bit operation unit or performing a bit shift operation on a logarithmic base bit string from a logarithm operation unit according to an input exponent bit string Y, and for furnishing the shifted logarithmic base bit string as a multiplication bit string. An exponent checking unit checks whether or not the input exponent bit string Y is the ith power of a base 2 where i is an integer, and, if so, furnishes a selection signal to direct selection of the multiplication bit string from the bit operation unit. A multiplication bit string selection unit selects and furnishes the multiplication bit string when it receives the selection signal from the exponent checking unit. In contrast, the multiplication bit string selection unit selects and furnishes another multiplication bit string from a multiplier otherwise. An exponential operation unit performs a base-2 exponential operation on the selected multiplication bit string from the multiplication bit string selection unit, i.e., computes 2Z where Z is the selected multiplication bit string, and furnishes the computed base-2 exponential value as the power operation-result XY.

摘要翻译： 电力操作装置包括位操作单元或者根据输入的指数位串Y从对数运算单元对对数基本位串执行位移操作，并将移位的对数基本位串提供为乘法位串。 指数检查单元检查输入指数位串Y是否是基数2的第i个幂，其中i是整数，如果是，则提供选择信号以从位操作单元直接选择乘法位串 。 乘法比特串选择单元当从指数检查单元接收到选择信号时，选择并提供乘法比特串。 相反，乘法比特串选择单元否则从乘数中选择并提供另一乘法比特串。 指数运算单元从乘法位串选择单元对所选择的乘法比特串执行基2指数运算，即计算2Z，其中Z是所选乘法位串，并将计算出的基2指数值作为幂 操作结果XY。

公开(公告)号：US5974436A

公开(公告)日：1999-10-26

申请号：US954586

申请日：1997-10-20

申请人： Yoshitsugu Inoue ,  Hiroyasu Negishi ,  Keijiro Yoshimatsu ,  Junko Kobara ,  Hiroyuki Kawai

发明人： Yoshitsugu Inoue ,  Hiroyasu Negishi ,  Keijiro Yoshimatsu ,  Junko Kobara ,  Hiroyuki Kawai

IPC分类号： G06F17/10 ,  G06F7/552 ,  G06F7/556 ,  G06F7/38

CPC分类号： G06F7/556 ,  G06F7/5525 ,  G06F2207/5561

摘要： An execution processor that can carry out power calculation at high speed includes a base data register, an exponent data register, a multiplier, a multiplication input selector for selecting an input to the multiplier, first and second registers for storing a calculation result of the multiplier, a square root calculation unit, a square root calculation input selector for selecting an input to the square root calculation unit, a third register for storing a calculation result of the square root calculation unit, and a power calculation controller. The power calculation controller checks the integer region of the exponent data register for each bit while providing input/output control of the multiplication input selector, the first register, and the second register, and checks the decimal fraction region of the exponent data register for each bit to provide input/output control of the square root calculation input selector, the multiplication input selector, the first register, the second register, and the third register.

摘要翻译： 可以高速执行功率计算的执行处理器包括基本数据寄存器，指数数据寄存器，乘法器，用于选择到乘法器的输入的乘法输入选择器，用于存储乘法器的计算结果的第一和第二寄存器 平方根计算单元，用于选择对平方根计算单元的输入的平方根计算输入选择器，存储平方根计算单元的计算结果的第三寄存器和功率计算控制器。 功率计算控制器为每个位检查指数数据寄存器的整数区域，同时提供乘法输入选择器，第一寄存器和第二寄存器的输入/输出控制，并且为每个位检查指数数据寄存器的小数部分区域 位提供平方根计算输入选择器，乘法输入选择器，第一寄存器，第二寄存器和第三寄存器的输入/输出控制。

公开(公告)号：US06795075B1

公开(公告)日：2004-09-21

申请号：US09685895

申请日：2000-10-11

申请人： Robert Streitenberger ,  Hiroyuki Kawai ,  Junko Kobara ,  Yoshitsugu Inoue ,  Keijiro Yoshimatsu

发明人： Robert Streitenberger ,  Hiroyuki Kawai ,  Junko Kobara ,  Yoshitsugu Inoue ,  Keijiro Yoshimatsu

IPC分类号： G06F1516

CPC分类号： G06T15/005

摘要： A graphic processor includes first and second buses and a plurality of geometric operation units having an output connected to the second bus, and a circuit to allocate a plurality of ordered data blocks formed of data to be operated upon to the plurality of geometric operation units, and an input of at least one of the plurality of geometric operation units is connected to the first bus. The plurality of geometric operation units include all arbitrating circuit to arbitrate the order of output between an output buffer to store a result of processing by the allocated data blocks and another geometric operation unit, and output data resulting from processing onto the second bus in an order corresponding to the sequence of the plurality of data blocks of data to be operated upon.

摘要翻译： 图形处理器包括第一和第二总线以及具有连接到第二总线的输出的多个几何运算单元，以及分配由多个几何运算单元运行的数据构成的多个有序数据块的电路， 并且所述多个几何运算单元中的至少一个的输入连接到所述第一总线。 多个几何运算单元包括用于仲裁输出缓冲器之间的输出顺序的所有仲裁电路，用于存储由分配的数据块和另一几何运算单元进行的处理结果，并且以按顺序将从处理得到的处理结果输出到第二总线上 对应于要被操作的数据的多个数据块的序列。

公开(公告)号：US20090303378A1

公开(公告)日：2009-12-10

申请号：US12455234

申请日：2009-05-29

申请人： Keijiro Yoshimatsu ,  Shinichi Maehama ,  Yoshiaki Nishide

发明人： Keijiro Yoshimatsu ,  Shinichi Maehama ,  Yoshiaki Nishide

IPC分类号： H04N5/232

CPC分类号： H04N5/23212 ,  H04N5/23219

摘要： An image pickup apparatus includes: a sub image sensor for obtaining a shot image with respect to a subject image; a subject detecting section for detecting a face region relevant to a subject; a shooting distance calculating section for calculating a shooting distance to the subject; a phase difference AF module for obtaining focus information according to a focusing condition obtained by use of a focusing lens; a phase difference AF control section which, when it is difficult to obtain the focus information, effects a determining operation for moving the focusing lens and determining a lens position at which the focus information can be obtained; and a control information obtaining section deciding the moving direction for the focusing lens in the determining operation, based on the shooting distance.

摘要翻译： 一种图像拾取装置包括：子图像传感器，用于获得相对于被摄体图像的拍摄图像; 被检体检测部，其检测与被检体有关的面部区域; 拍摄距离计算部分，用于计算到被摄体的拍摄距离; 相位差AF模块，用于根据通过使用聚焦透镜获得的聚焦条件获得焦点信息; 相位差AF控制部，当难以获得焦点信息时，实现用于移动聚焦透镜的确定操作并确定可获得焦点信息的透镜位置; 以及控制信息获取部分，基于拍摄距离，在确定操作中确定聚焦透镜的移动方向。