中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

6 records (took 0.013 seconds)

    Executing a command within a transport mechanism based on a get and set architecture
    1.
    发明授权
    Executing a command within a transport mechanism based on a get and set architecture 有权
    基于获取和设置架构在传输机制中执行命令

    公开(公告)号：US09244694B2

    公开(公告)日：2016-01-26

    申请号：US13728922

    申请日：2012-12-27

    Applicant: INTEL CORPORATION

    Inventor： Brent Chartrand

    IPC: H04N1/00 ,  G06F9/44 ,  H04N21/4223 ,  H04N5/232

    CPC classification number: G06F9/4413 ,  G06F13/385 ,  H04N1/00095 ,  H04N5/23206 ,  H04N21/4223

    Abstract: The present disclosure provides techniques for executing a command within a transport mechanism based on a get and set architecture. An attribute identification of the command is extracted and a get protocol data unit (PDU) is sent from a host device to a imaging device based on the attribute identification in order to obtain attribute values from an image source within the imaging device. Additionally, a response PDU is sent from the imaging device to the host device to complete the execution of the command.

    Abstract translation: 本公开提供了用于基于获取和设置架构在传输机制内执行命令的技术。 提取命令的属性识别，并且基于属性识别从主机设备向成像设备发送获取协议数据单元（PDU），以便从成像设备内的图像源获得属性值。 此外，响应PDU从成像设备发送到主机设备以完成命令的执行。

    Error reporting and handling using a common error handler
    3.
    发明授权
    Error reporting and handling using a common error handler 有权

    公开(公告)号：US10678623B2

    公开(公告)日：2020-06-09

    申请号：US15818429

    申请日：2017-11-20

    Applicant: Intel Corporation

    Inventor： Michael N. Derr ,  Balaji Vembu ,  Michael Mishaeli ,  Brent Chartrand ,  Bryan R White ,  Gustavo Espinosa ,  Prashant D. Chaudhari

    IPC: G06F11/07 ,  H04L12/24

    Abstract: Various systems and methods for error handling are described herein. A system for error reporting and handling includes a common error handler that handles errors for a plurality of hardware devices, where the common error handler is operable with other parallel error reporting and handling mechanisms. The common error handler may be used to receive an error message from a hardware device, the error message related to an error; identify a source of the error message; identify a class of the error; identify an error definition of the error; determine whether the error requires a diagnostics operation as part of the error handling; initiate the diagnostics operation when the error requires the diagnostics operation; and clear the error at the hardware device.

    FUNCTIONAL SAFETY ERROR REPORTING AND HANDLING INFRASTRUCTURE
    4.
    发明申请
    FUNCTIONAL SAFETY ERROR REPORTING AND HANDLING INFRASTRUCTURE 审中-公开

    公开(公告)号：US20190050279A1

    公开(公告)日：2019-02-14

    申请号：US15818429

    申请日：2017-11-20

    Applicant: Intel Corporation

    Inventor： Michael N. Derr ,  Balaji Vembu ,  Michael Mishaeli ,  Brent Chartrand ,  Bryan R. White ,  Gustavo Espinosa ,  Prashant D. Chaudhari

    IPC: G06F11/07

    Abstract: Various systems and methods for error handling are described herein. A system for error reporting and handling includes a common error handler that handles errors for a plurality of hardware devices, where the common error handler is operable with other parallel error reporting and handling mechanisms. The common error handler may be used to receive an error message from a hardware device, the error message related to an error; identify a source of the error message; identify a class of the error; identify an error definition of the error; determine whether the error requires a diagnostics operation as part of the error handling; initiate the diagnostics operation when the error requires the diagnostics operation; and clear the error at the hardware device.

Patent Agency Ranking