-
公开(公告)号：US11909405B1
公开(公告)日：2024-02-20
申请号：US18151861
申请日：2023-01-09
发明人： Luigi Grimaldi , Thomas Bauernfeind , Dmytro Cherniak , Fabio Versolatto , Andrew Wightwick , Fabio Padovan , Giovanni Boi
摘要： A digital phase-locked loop (DPLL) circuit includes: a first time-to-digital converter (TDC) and a first digital loop filter (DLF) that are configured to be coupled between a reference clock source and a digitally controlled oscillator (DCO), where the first TDC is configured to, during an acquisition mode, generate a phase error by: receiving a reference clock signal from the reference clock source; receiving a clock signal that is based on an output of the DCO divided by a dividing factor, computing a phase error using the reference clock signal and the clock signal; detecting cycle slipping in the computed phase error; and in response to detecting the cycle slipping, modifying the computed phase error to reduce the impact of cycle slipping on the DPLL circuit; and a first frequency divider circuit configured to generate the clock signal by dividing the output of the DCO by the dividing factor.
-
公开(公告)号：US11184013B1
公开(公告)日：2021-11-23
申请号：US17181366
申请日：2021-02-22
发明人： Luigi Grimaldi , Giovanni Boi , Dmytro Cherniak , Fabio Padovan
摘要： A method of operating a phase-locked loop (PLL) having a dynamic element matching (DEM)-driven digitally controlled oscillator (DCO) includes calibrating the PLL, where calibrating the PLL includes opening a loop of the PLL and performing linearity measurements of the DEM-driven DCO when the loop of the PLL is open and when dynamic matching of the DEM-driven DCO is activated, where performing the linearity measurements includes: applying test control words to the DEM-driven DCO to obtain frequencies in a first range of frequencies; and measuring output frequencies of the DEM-driven DCO corresponding to the test control words. Calibrating the PLL further includes calculating calibration information based on the test control words and the measured output frequencies.
-
公开(公告)号：US11079415B2
公开(公告)日：2021-08-03
申请号：US16520978
申请日：2019-07-24
发明人： Matteo Bassi , Giovanni Boi , Dmytro Cherniak , Fabio Padovan
摘要： A calibration circuit for calibrating a peak detector configured to detect a signal peak amplitude of an oscillator, including: a calibration oscillator configured to be supplied by at least two different supply voltages to generate respective calibration signals; a calibration peak detector configured to detect a calibration signal peak amplitude of each of the calibration signals; and a logic circuit configured to calibrate the peak detector based on the detected calibration signal peak amplitudes.
-
公开(公告)号：US10855296B2
公开(公告)日：2020-12-01
申请号：US16585689
申请日：2019-09-27
发明人： Matteo Bassi , Giovanni Boi , Dmytro Cherniak , Fabio Padovan
摘要： A circuit for calibrating an injection locked oscillator is provided. The injection locked oscillator includes an injection locking input, an LC tank and an oscillator output to output an oscillator output signal. The circuit is configured to adjust a capacitance of the LC tank to different values, detect an amplitude of the oscillator output signal for each value of the different values of the capacitance while an input signal having a target frequency is applied to the injection locking input, determine a maximum amplitude of the detected amplitudes, and select a value for operating the injection locked oscillator based on the determined maximum amplitude.
-
公开(公告)号：US11196382B1
公开(公告)日：2021-12-07
申请号：US17064378
申请日：2020-10-06
发明人： Fabio Padovan , Matteo Bassi , Giovanni Boi , Dmytro Cherniak , Luigi Grimaldi
IPC分类号： H03B5/12
摘要： An oscillator includes: a first inductor; and a programmable capacitor bank coupled between a first terminal of the first inductor and a second terminal of the first inductor, where the programmable capacitor bank includes a plurality of cells concatenated together, where each cell of the plurality of cells includes a first node, a second node, a third node, a second inductor, and a programmable capacitor, where the second inductor is coupled between the first node and the third node, and the programmable capacitor is coupled between the third node and the second node, where a first inductance of the first inductor is larger than a sum of the inductances of the second inductors of the programmable capacitor bank.
-
公开(公告)号：US20210025924A1
公开(公告)日：2021-01-28
申请号：US16520978
申请日：2019-07-24
发明人： Matteo Bassi , Giovanni Boi , Dmytro Cherniak , Fabio Padovan
摘要： A calibration circuit for calibrating a peak detector configured to detect a signal peak amplitude of an oscillator, including: a calibration oscillator configured to be supplied by at least two different supply voltages to generate respective calibration signals; a calibration peak detector configured to detect a calibration signal peak amplitude of each of the calibration signals; and a logic circuit configured to calibrate the peak detector based on the detected calibration signal peak amplitudes.
-
-
-
-
-
搜索结果
6 条记录 (耗时 0.013 秒)
