-
1.发明申请公开(公告)号：US20180364326A1
公开(公告)日：2018-12-20
申请号：US16011657
申请日：2018-06-19
Applicant: Infineon Technologies AG
Inventor： Ketan Dewan , Reinhard Kussian , Juergen Schaefer
IPC: G01S7/282
Abstract: In various embodiments, a circuitry configured to generate a voltage is provided. The circuitry may include a sequence generator configured to provide a sequence of data words consisting of bits. The number of bits is greater than two. The circuitry may further include a delta-sigma modulator configured to receive the sequence of data words provided by the sequence generator and to provide a delta-sigma modulated first single bit data stream at a first data rate, and a decimation filter configured to generate a stream of decimated data words from the first single bit data stream at a second data rate. The second data rate may be smaller than the first data rate, each decimated data word including a plurality of bits. The circuitry may further include a parallel-to-serial converter configured to convert the decimated data words to a second single bit data stream while preserving the second data rate.
-
公开(公告)号：US20230361778A1
公开(公告)日：2023-11-09
申请号：US18310605
申请日：2023-05-02
Applicant: Infineon Technologies AG
Inventor： Reinhard Kussian
CPC classification number: H03M1/0626 , H03M1/1245 , G06F7/5443
Abstract: A digital filtering device includes at least one processor, a sample buffer configured to store samples, the sample buffer being a circular buffer, and a coefficient array for storing coefficients of a digital filter. The coefficient array includes a set of digital filter coefficients and a copy of the set of coefficients. For each of a plurality of input samples, the at least one processor can obtain a sample and store the sample as a value in a sample buffer at a position indicated by a buffer pointer, calculate an output sample comprising to perform a multiply-accumulate (MAC) operation with values currently stored in the sample buffer and a subset of the coefficients stored in a coefficient array, wherein a position of the subset of coefficients in the coefficient array is indicated by a coefficient pointer; and update the buffer pointer and the coefficient pointer.
-
公开(公告)号：US10797715B2
公开(公告)日：2020-10-06
申请号：US16663957
申请日：2019-10-25
Applicant: Infineon Technologies AG
Inventor： Dietmar Straeussnigg , Reinhard Kussian
Abstract: A filtering method and a filter are disclosed. The method includes integrating values of an input signal by an integrator comprising a memory; storing an integration value in the memory; cyclically resetting the memory after integrating a first predefined number of values of the input signal; in a steady operating mode, generating a value of an output signal based on the integration value stored in the memory each time after integrating the first predefined number of values of the input signal; and in an initial operating mode, generating an initial value of the output signal based on the integration value stored in the memory after integrating a second predefined number of values of the input signal, wherein the second predefined number is smaller than the first predefined number.
-
公开(公告)号：US20250080133A1
公开(公告)日：2025-03-06
申请号：US18637102
申请日：2024-04-16
Applicant: Infineon Technologies AG
Inventor： Reinhard Kussian
Abstract: In general, techniques are described for optimizations to resolver-to-digital signal converters. Processing circuitry comprising a delta-sigma analog-to-digital converter and a fixed-point signal processor may perform the techniques. The delta-sigma analog-to-digital converter may be communicatively coupled to a fixed-point digital signal processor and electrically coupled to a resolver sensor attached to a rotating element controlled by the processing circuitry, where the delta-sigma analog-to-digital converter is configured to obtain, based on electrical interactions with the resolver sensor, a digital cosine value for an indirectly sensed angle of the rotating element and a digital sine value for the indirectly sensed angle of the rotating element. The fixed-point digital signal processor may be configured to implement a fixed-point Luenberger Observer resolver-to-digital converter configured to obtain, based on the digital sine value and the digital cosine value, via fixed-point mathematical operations, an approximate angle of the rotating element.
-
公开(公告)号：US20240250666A1
公开(公告)日：2024-07-25
申请号：US18100601
申请日：2023-01-24
Applicant: Infineon Technologies AG
Inventor： Reinhard Kussian , Andrea Manzini
CPC classification number: H03H17/06 , H03H17/0027 , H03H17/0219 , H03H17/0275 , H03H2017/0692
Abstract: Methods and apparatus are provided for adapting gain elements in digital filter chains. In one example, a digital filter chain includes a first digital filter and a second digital filter having an input coupled to an output of the first digital filter. A common gain is applied to signal samples passing between the first digital filter and the second digital filter, the common gain corresponding to a product of an output gain associated with the first digital filter and an input gain associated with the second digital filter. In another example, a digital filter includes an adjustable input gain element and an adjustable output gain element. The adjustable input gain element is configured to apply a gain value to an input signal sample, the gain value comprising a resultant difference of a bitshift configured for the digital filter and a bitwidth extension value. The adjustable output gain element is configured to apply an opposite of the gain value to an output signal sample.
-
Patent Agency Ranking
公开(公告)号：US10305506B2
公开(公告)日：2019-05-28
申请号：US15690728
申请日：2017-08-30
Applicant: Infineon Technologies AG
Inventor： Ketan Dewan , Reinhard Kussian , Juergen Schaefer
IPC: H03M3/00
Abstract: A modulator including a delta-sigma modulation circuit having an order greater than 1, and configured to modulate an input signal into a Pulse Density Modulated (PDM) signal; and a Pad Asymmetric Compensation (PAC) circuit configured to linearize a relation between a magnitude of the input signal and a number of rise or fall transitions of the PDM signal by maximizing the number of rise or fall transitions of the PDM signal, and to output a modified PDM signal, wherein the linearized relation is for compensating for any offset in the PDM signal.
-
公开(公告)号：US20250119122A1
公开(公告)日：2025-04-10
申请号：US18987031
申请日：2024-12-19
Applicant: Infineon Technologies AG
Inventor： Reinhard Kussian , Andrea Manzini
Abstract: Methods and apparatus are provided for adapting gain elements in digital filter chains. In one example, a digital filter chain includes a first digital filter and a second digital filter. The first digital filter includes a fixed point finite impulse response (FIR) filter and includes an output gain element. The second digital filter has an input coupled to an output of the first digital filter and includes an IIR filter. The output gain element applies a common output gain value that is based on a product of an input gain configured in association with the second digital filter and an FIR output gain that is based on a scaling factor K associated with the first digital filter.
-
公开(公告)号：US12206381B2
公开(公告)日：2025-01-21
申请号：US18100601
申请日：2023-01-24
Applicant: Infineon Technologies AG
Inventor： Reinhard Kussian , Andrea Manzini
Abstract: Methods and apparatus are provided for adapting gain elements in digital filter chains. In one example, a digital filter chain includes a first digital filter and a second digital filter having an input coupled to an output of the first digital filter. A common gain is applied to signal samples passing between the first digital filter and the second digital filter, the common gain corresponding to a product of an output gain associated with the first digital filter and an input gain associated with the second digital filter. In another example, a digital filter includes an adjustable input gain element and an adjustable output gain element. The adjustable input gain element is configured to apply a gain value to an input signal sample, the gain value comprising a resultant difference of a bitshift configured for the digital filter and a bitwidth extension value. The adjustable output gain element is configured to apply an opposite of the gain value to an output signal sample.
-
9.发明授权公开(公告)号：US10816642B2
公开(公告)日：2020-10-27
申请号：US16011657
申请日：2018-06-19
Applicant: Infineon Technologies AG
Inventor： Ketan Dewan , Reinhard Kussian , Juergen Schaefer
IPC: G01S7/282 , G01S7/03 , G01S13/931
Abstract: In various embodiments, a circuitry configured to generate a voltage is provided. The circuitry may include a sequence generator configured to provide a sequence of data words consisting of bits. The number of bits is greater than two. The circuitry may further include a delta-sigma modulator configured to receive the sequence of data words provided by the sequence generator and to provide a delta-sigma modulated first single bit data stream at a first data rate, and a decimation filter configured to generate a stream of decimated data words from the first single bit data stream at a second data rate. The second data rate may be smaller than the first data rate, each decimated data word including a plurality of bits. The circuitry may further include a parallel-to-serial converter configured to convert the decimated data words to a second single bit data stream while preserving the second data rate.
-
公开(公告)号：US20200162087A1
公开(公告)日：2020-05-21
申请号：US16663957
申请日：2019-10-25
Applicant: Infineon Technologies AG
Inventor： Dietmar Straeussnigg , Reinhard Kussian
Abstract: A filtering method and a filter are disclosed. The method includes integrating values of an input signal by an integrator comprising a memory; storing an integration value in the memory; cyclically resetting the memory after integrating a first predefined number of values of the input signal; in a steady operating mode, generating a value of an output signal based on the integration value stored in the memory each time after integrating the first predefined number of values of the input signal; and in an initial operating mode, generating an initial value of the output signal based on the integration value stored in the memory after integrating a second predefined number of values of the input signal, wherein the second predefined number is smaller than the first predefined number.
-
-
-
-
-
-
-
-
-
Search Results
11
records
(took 0.014 seconds)
