-
公开(公告)号：US20220261075A1
公开(公告)日：2022-08-18
申请号：US17683533
申请日：2022-03-01
Applicant: Intel Corporation
Inventor： Ingo WALD , Brent E. INSKO , Prasoonkumar SURTI , Adam T. LAKE , Peter L. DOYLE , Daniel POHL
Abstract: One embodiment of a virtual reality apparatus comprises: a graphics processing engine comprising a plurality of graphics processing stages, the graphics processing engine to render a plurality of image frames for left and right displays of a head mounted display (HMD); and foveation control hardware logic to independently control two or more of the plurality of graphics processing stages based on feedback received from an eye tracking module of the HMD, the feedback indicating a foveated region selected based on a current or anticipated direction of a user's gaze, the foveation control hardware logic to cause the two or more of the graphics processing stages to process the foveated region differently than other regions of the image frames.
-
2.发明申请公开(公告)号：US20210350609A1
公开(公告)日：2021-11-11
申请号：US17223395
申请日：2021-04-06
Applicant: Intel Corporation
Inventor： Ingo WALD , Gabor LIKTOR , Carsten BENTHIN , Carson BROWNLEE , Johannes GUENTHER , Jefferson D. AMSTUTZ
Abstract: An apparatus and method for compressing ray tracing data prior to transmission between nodes. For example, one embodiment of an apparatus comprises: a first node comprising a first ray tracing engine, the first node communicatively coupled to a second node comprising a second ray tracing engine; first compression circuitry coupled to the first ray tracing engine, the first compression circuitry to perform compression on ray tracing data of the first ray tracing engine to produce a first compressed stream of ray tracing data; and interface circuitry to transmit the first compressed stream of ray tracing data from the first node to the second node.
-
公开(公告)号：US20210241431A1
公开(公告)日：2021-08-05
申请号：US17171925
申请日：2021-02-09
Applicant: Intel Corporation
Inventor： Carson BROWNLEE , Ingo WALD , Attila AFRA , Johannes GUENTHER , Jefferson AMSTUTZ , Carsten BENTHIN
Abstract: Apparatus and method for denoising of images generated by a rendering engine such as a ray tracing engine. For example, one embodiment of a system or apparatus comprises: A system comprising: a plurality of nodes to perform ray tracing operations; a dispatcher node to dispatch graphics work to the plurality of nodes, each node to perform ray tracing to render a region of an image frame; at least a first node of the plurality comprising: a ray-tracing renderer to perform ray tracing to render a first region of the image frame; and a denoiser to perform denoising of the first region using a combination of data associated with the first region and data associated with a region outside of the first region, at least some of the data associated with the region outside of the first region to be retrieved from at least one other node.
-
公开(公告)号：US20190317599A1
公开(公告)日：2019-10-17
申请号：US16453189
申请日：2019-06-26
Applicant: INTEL CORPORATION
Inventor： Tomas G. AKENINE-MOLLER , Robert M. TOTH , Ingo WALD , Aditya S. YANAMANDRA , Brent E. INSKO , Michael APODACA , Prasoonkumar SURTI
Abstract: A virtual reality apparatus and method are described. For example, one embodiment of an apparatus comprises: a compute cluster comprising global illumination circuitry and/or logic to perform global illumination operations on graphics data in response to execution of a virtual reality application and to responsively generate a stream of samples; a filtering/compression module to perform filtering and/or compression operations on the stream of samples to generate filtered/compressed samples; a network interface to communicatively couple the compute cluster to a network, the filtered/compressed samples to be streamed over the network; a render node to receive the filtered/compressed samples streamed over the network, the render node comprising: decompression circuitry/logic to decompress the filtered/compressed samples to generate decompressed samples; a sample buffer to store the decompressed samples; and sample insertion circuitry/logic to asynchronously insert samples into a light field rendered by a light field rendering circuit/logic.
-
公开(公告)号：US20240087208A1
公开(公告)日：2024-03-14
申请号：US18372783
申请日：2023-09-26
Applicant: INTEL CORPORATION
Inventor： Sven WOOP , Attila AFRA , Carsten BENTHIN , Ingo WALD , Johannes GUENTHER
CPC classification number: G06T15/005 , G06T1/20 , G06T15/06 , G06T17/00
Abstract: A graphics processing apparatus comprising bounding volume hierarchy (BVH) construction circuitry to perform a spatial analysis and temporal analysis related to a plurality of input primitives and responsively generate a BVH comprising spatial, temporal, and spatial-temporal components that are hierarchically arranged, wherein the spatial components include a plurality of spatial nodes with children, the spatial nodes bounding the children using spatial bounds, and the temporal components comprise temporal nodes with children, the temporal nodes bounding their children using temporal bounds and the spatial-temporal components comprise spatial-temporal nodes with children, the spatial-temporal nodes bounding their children using spatial and temporal bounds; and ray traversal/intersection circuitry to traverse a ray or a set of rays through the BVH in accordance with the spatial and temporal components.
-
Patent Agency Ranking
公开(公告)号：US20220366525A1
公开(公告)日：2022-11-17
申请号：US17707118
申请日：2022-03-29
Applicant: INTEL CORPORATION
Inventor： Carsten BENTHIN , Sven WOOP , Ingo WALD
Abstract: Apparatus and method for compressing an acceleration data structure such as a bounding volume hierarchy (BVH). For example, one embodiment of a graphics processing apparatus comprises: one or more cores to execute graphics instructions including instructions to perform ray tracing operations; and compression circuitry to compress lowest level nodes of a hierarchical acceleration data structure comprising a plurality of hierarchically arranged nodes, each of the lowest level nodes comprising pointers to leaf data; the compression circuitry to quantize the lowest level nodes to generate quantized lowest level nodes and to store each quantized lowest level node and associated leaf data without the pointers to the leaf data.
-
公开(公告)号：US20200333879A1
公开(公告)日：2020-10-22
申请号：US16867248
申请日：2020-05-05
Applicant: Intel Corporation
Inventor： Ingo WALD , Brent E. INSKO , Prasoonkumar SURTI , Adam T. LAKE , Peter L. DOYLE , Daniel POHL
Abstract: One embodiment of a virtual reality apparatus comprises: a graphics processing engine comprising a plurality of graphics processing stages, the graphics processing engine to render a plurality of image frames for left and right displays of a head mounted display (HMD); and foveation control hardware logic to independently control two or more of the plurality of graphics processing stages based on feedback received from an eye tracking module of the HMD, the feedback indicating a foveated region selected based on a current or anticipated direction of a user's gaze, the foveation control hardware logic to cause the two or more of the graphics processing stages to process the foveated region differently than other regions of the image frames.
-
8.发明申请公开(公告)号：US20200258287A1
公开(公告)日：2020-08-13
申请号：US16791719
申请日：2020-02-14
Applicant: Intel Corporation
Inventor： Ingo WALD , Gabor LIKTOR , Carsten BENTHIN , Carson BROWNLEE , Johannes GUENTHER , Jefferson D. AMSTUTZ
Abstract: An apparatus and method for compressing ray tracing data prior to transmission between nodes. For example, one embodiment of an apparatus comprises: a first node comprising a first ray tracing engine, the first node communicatively coupled to a second node comprising a second ray tracing engine; first compression circuitry coupled to the first ray tracing engine, the first compression circuitry to perform compression on ray tracing data of the first ray tracing engine to produce a first compressed stream of ray tracing data; and interface circuitry to transmit the first compressed stream of ray tracing data from the first node to the second node.
-
9.发明申请公开(公告)号：US20190228560A1
公开(公告)日：2019-07-25
申请号：US16252414
申请日：2019-01-18
Applicant: Intel Corporation
Inventor： Ingo WALD , Gabor LIKTOR , Carsten BENTHIN , Carson BROWNLEE , Johannes GUENTHER , Jefferson D. AMSTUTZ
Abstract: An apparatus and method for compressing ray tracing data prior to transmission between nodes. For example, one embodiment of an apparatus comprises: a first node comprising a first ray tracing engine, the first node communicatively coupled to a second node comprising a second ray tracing engine; first compression circuitry coupled to the first ray tracing engine, the first compression circuitry to perform compression on ray tracing data of the first ray tracing engine to produce a first compressed stream of ray tracing data; and interface circuitry to transmit the first compressed stream of ray tracing data from the first node to the second node.
-
10.发明公开公开(公告)号：US20240046547A1
公开(公告)日：2024-02-08
申请号：US18228777
申请日：2023-08-01
Applicant: INTEL CORPORATION
Inventor： Ingo WALD , Carsten BENTHIN , Sven WOOP
CPC classification number: G06T15/06 , G06T7/50 , G06T15/005 , G06T15/506 , G06T1/20
Abstract: Apparatus and method for programmable ray tracing with hardware acceleration on a graphics processor. For example, one embodiment of a graphics processor comprises shader execution circuitry to execute a plurality of programmable ray tracing shaders. The shader execution circuitry includes a plurality of single instruction multiple data (SIMD) execution units. Sorting circuitry regroups data associated with one or more of the programmable ray tracing shaders to increase occupancy for SIMD operations performed by the SIMD execution units; and fixed-function intersection circuitry coupled to the shader execution circuitry detects intersections between rays and bounding volume hierarchies (BVHs) and/or objects contained therein and to provide results indicating the intersections to the sorting circuitry.
-
-
-
-
-
-
-
-
-
Search Results
12
records
(took 0.02 seconds)
