Method and apparatus to use dram as a cache for slow byte-addressible memory for efficient cloud applications

    公开(公告)号:US11307985B2

    公开(公告)日:2022-04-19

    申请号:US17255886

    申请日:2018-09-28

    Abstract: Various embodiments are generally directed to virtualized systems. A first guest memory page may be identified based at least in part on a number of accesses to a page table entry for the first guest memory page in a page table by an application executing in a virtual machine (VM) on the processor, the first guest memory page corresponding to a first byte-addressable memory. The execution of the VM and the application on the processor may be paused. The first guest memory page may be migrated to a target memory page in a second byte-addressable memory, the target memory page comprising one of a target host memory page and a target guest memory page, the second byte-addressable memory having an access speed faster than an access speed of the first byte-addressable memory.

    Method and apparatus to use DRAM as a cache for slow byte-addressible memory for efficient cloud applications

    公开(公告)号:US12174739B2

    公开(公告)日:2024-12-24

    申请号:US18392310

    申请日:2023-12-21

    Abstract: Various embodiments are generally directed to virtualized systems. A first guest memory page may be identified based at least in part on a number of accesses to a page table entry for the first guest memory page in a page table by an application executing in a virtual machine (VM) on the processor, the first guest memory page corresponding to a first byte-addressable memory. The execution of the VM and the application on the processor may be paused. The first guest memory page may be migrated to a target memory page in a second byte-addressable memory, the target memory page comprising one of a target host memory page and a target guest memory page, the second byte-addressable memory having an access speed faster than an access speed of the first byte-addressable memory.

Patent Agency Ranking