中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

13 records (took 0.025 seconds)

    Malicious request detection in automated resource dispatch
    3.
    发明授权
    Malicious request detection in automated resource dispatch 有权

    公开(公告)号：US12148061B2

    公开(公告)日：2024-11-19

    申请号：US17133076

    申请日：2020-12-23

    Applicant: Intel Corporation

    Inventor： Vuk Lesi ,  Qian Wang ,  Christopher Gutierrez ,  Marcio Rogerio Juliato ,  Shabbir Ahmed ,  Manoj R. Sastry

    IPC: G06Q50/47

    Abstract: Systems and techniques for malicious request detection in automated resource dispatch are described herein. A request for a resource may be received from a user device. A location may be obtained for delivery of the resource. Sensor data may be retrieved for the location. The sensor data and user profile data may be evaluated to determine if the request is malicious. A disincentivizing message may be generated based on the determination that the request is malicious. In response to receipt of a response to the disincentivizing message, a resource may be dispatched to the location.

    Bus-off attack prevention circuit
    4.
    发明授权
    Bus-off attack prevention circuit 有权

    公开(公告)号：US11201878B2

    公开(公告)日：2021-12-14

    申请号：US16402535

    申请日：2019-05-03

    Applicant: Intel Corporation

    Inventor： Marcio Rogerio Juliato ,  Shabbir Ahmed ,  Santosh Ghosh ,  Christopher Gutierrez ,  Manoj R. Sastry

    IPC: H04L29/06 ,  H04L12/40

    Abstract: Various systems and methods for bus-off attack detection are described herein. An electronic device for bus-off attack detection and prevention includes bus-off prevention circuitry coupled to a protected node on a bus, the bus-off prevention circuitry to: detect a transmitted message from the protected node to the bus; detect a bit mismatch of the transmitted message on the bus; suspend further transmissions from the protected node while the bus is analyzed; determine whether the bit mismatch represents a bus fault or an active attack against the protected node; and signal the protected node indicating whether a fault has occurred.

    SECURE MICROCODE UPDATE
    5.
    发明申请
    SECURE MICROCODE UPDATE 审中-公开

    公开(公告)号：US20190004788A1

    公开(公告)日：2019-01-03

    申请号：US15640158

    申请日：2017-06-30

    Applicant: Intel Corporation

    Inventor： Marcio Rogerio Juliato ,  Jeffrey Gordon Wiedemeier ,  Rohit Rajasekharan

    IPC: G06F9/445 ,  G06F21/57 ,  G06F9/24

    Abstract: Various systems and methods for secure microcode updates are described herein. An integrated circuit for secure microcode updates, including a hash circuit to determine a hash of a current patch content, a memory controller to obtain, from an on-die non-volatile memory device, a copy of a previously-determined hash of a previous patch content, and a patch loader to validate the current patch content by comparing the hash of the current patch content with the hash of the previous patch content and apply the current patch content when the current patch content is validated.

    CONTINUED TIME SYNCHRONIZATION IN THE PRESENCE OF ATTACKS USING ATTACK-AWARE TWIN
    9.
    发明申请
    CONTINUED TIME SYNCHRONIZATION IN THE PRESENCE OF ATTACKS USING ATTACK-AWARE TWIN 有权

    公开(公告)号：US20250080549A1

    公开(公告)日：2025-03-06

    申请号：US18240822

    申请日：2023-08-31

    Applicant: Intel Corporation

    Inventor： Manoj Sastry ,  Christopher Gutierrez ,  Marcio Rogerio Juliato ,  Shabbir Ahmed ,  Vuk Lesi

    IPC: H04L9/40 ,  G06F1/04

    Abstract: Techniques for an attack-aware digital twin in a time sensitive network are described. A method includes receiving time information for a network by an attack-aware digital twin (AADT), the AADT to simulate operations of a clock manager for a node in the network based on models of the clock manager, generating model clock control information to adjust a clock to a network time for the network, the model clock control information to contain a malicious time sample introduced by a time desynchronization attack in the network, and removing the malicious time sample from the model clock control information to adjust the clock to the network time for the network. Other embodiments are described and claimed.

Patent Agency Ranking