-
公开(公告)号:US20210073129A1
公开(公告)日:2021-03-11
申请号:US17086243
申请日:2020-10-30
Applicant: Intel Corporation
Inventor: Rahul R. SHAH , Omkar MASLEKAR , Priya AUTEE , Edwin VERPLANKE , Andrew J. HERDRICH , Jeffrey D. CHAMBERLAIN
IPC: G06F12/0811 , G06F12/084 , G06F12/1009 , G06F9/30
Abstract: Examples described herein relate to a manner of demoting multiple cache lines to shared memory. In some examples, a shared cache is accessible by at least two processor cores and a region of the cache is larger than a cache line and is designated for demotion from the cache to the shared cache. In some examples, the cache line corresponds to a memory address in a region of memory. In some examples, an indication that the region of memory is associated with a cache line demote operation is provided in an indicator in a page table entry (PTE). In some examples, the indication that the region of memory is associated with a cache line demote operation is based on a command in an application executed by a processor. In some examples, the cache is an level 1 (L1) or level 2 (L2) cache.
-
2.
公开(公告)号:US20220155847A1
公开(公告)日:2022-05-19
申请号:US17559170
申请日:2021-12-22
Applicant: Intel Corporation
Inventor: Konstantin ANANYEV , Anatoly BURAKOV , David HUNT , Chris MACNAMARA , Edwin VERPLANKE , Omkar MASLEKAR , Gilbert NEIGER , Rajesh M. SANKARAN
IPC: G06F1/3296 , G06F3/06
Abstract: Examples described herein relate to circuitry to cause a processor to enter reduced power consumption state and circuitry to, based on a write to one or more of multiple memory regions, cause the processor to exit reduced power consumption state, wherein the multiple memory regions store receive descriptors associated with one or more packets received by a network interface device. In some examples, multiple memory regions are defined by a driver of the network interface device. In some examples, the reduced power consumption state comprises a TPAUSE state.
-