公开(公告)号：US08242811B2

公开(公告)日：2012-08-14

申请号：US12758189

申请日：2010-04-12

申请人： Jae-sun Seo ,  Ronald Ho ,  Robert J. Drost ,  Robert D. Hopkins

发明人： Jae-sun Seo ,  Ronald Ho ,  Robert J. Drost ,  Robert D. Hopkins

IPC分类号： H03K3/00

CPC分类号： G06F13/4072 ,  G06F2213/0038 ,  H03K3/3565 ,  Y02D10/14 ,  Y02D10/151

摘要： Some embodiments of the present invention provide techniques and systems for high-bandwidth on-chip communication. During operation, the system receives an input voltage signal which is to be transmitted over a wire in a chip. The system then generates one or more modified voltage signals from the input voltage signal. Next, the system drives each of the voltage signals (i.e., the input voltage signal and the one or more modified voltage signals) through a respective capacitor. The system then combines the output signals from the capacitors to obtain a combined voltage signal. Next, the system transmits the combined voltage signal over the wire. The transmitted signals can then be received by a hysteresis receiver which is coupled to the wire through a coupling capacitor.

摘要翻译： 本发明的一些实施例提供了用于高带宽片上通信的技术和系统。 在操作期间，系统接收将通过芯片中的导线传输的输入电压信号。 然后，该系统从输入电压信号产生一个或多个修改的电压信号。 接下来，系统通过相应的电容器驱动每个电压信号（即，输入电压信号和一个或多个修改的电压信号）。 然后，系统组合来自电容器的输出信号以获得组合电压信号。 接下来，系统通过电线传输组合的电压信号。 所传送的信号然后可以由滞后接收器接收，该滞后接收器通过耦合电容耦合到导线。

公开(公告)号：US20110248750A1

公开(公告)日：2011-10-13

申请号：US12758189

申请日：2010-04-12

申请人： Jae-sun Seo ,  Ronald Ho ,  Robert J. Drost ,  Robert D. Hopkins

发明人： Jae-sun Seo ,  Ronald Ho ,  Robert J. Drost ,  Robert D. Hopkins

IPC分类号： H03K3/00

CPC分类号： G06F13/4072 ,  G06F2213/0038 ,  H03K3/3565 ,  Y02D10/14 ,  Y02D10/151

摘要： Some embodiments of the present invention provide techniques and systems for high-bandwidth on-chip communication. During operation, the system receives an input voltage signal which is to be transmitted over a wire in a chip. The system then generates one or more modified voltage signals from the input voltage signal. Next, the system drives each of the voltage signals (i.e., the input voltage signal and the one or more modified voltage signals) through a respective capacitor. The system then combines the output signals from the capacitors to obtain a combined voltage signal. Next, the system transmits the combined voltage signal over the wire. The transmitted signals can then be received by a hysteresis receiver which is coupled to the wire through a coupling capacitor.

摘要翻译： 本发明的一些实施例提供了用于高带宽片上通信的技术和系统。 在操作期间，系统接收将通过芯片中的导线传输的输入电压信号。 然后，该系统从输入电压信号产生一个或多个修改的电压信号。 接下来，系统通过相应的电容器驱动每个电压信号（即，输入电压信号和一个或多个修改的电压信号）。 然后，系统组合来自电容器的输出信号以获得组合电压信号。 接下来，系统通过电线传输组合的电压信号。 所传送的信号然后可以由滞后接收器接收，该滞后接收器通过耦合电容耦合到导线。

公开(公告)号：US20210082502A1

公开(公告)日：2021-03-18

申请号：US16921198

申请日：2020-07-06

申请人： Jae-sun Seo ,  Shimeng Yu

发明人： Jae-sun Seo ,  Shimeng Yu

IPC分类号： G11C13/00 ,  G06N3/02 ,  G11C7/18 ,  G11C11/54 ,  G11C7/10

摘要： A resistive random-access memory (RRAM) system includes an RRAM cell. The RRAM cell includes a first select line and a second select line, a word line, a bit line, a first resistive memory device, a first switching device, a second resistive memory device, a second switching device, and a comparator. The first resistive memory device is coupled between a first access node and the bit line. The first switching device is coupled between the first select line and the first access node. The second resistive memory device is coupled between a second access node and the bit line. The second switching device is coupled between the second select line and the second access node. The comparator includes a first input coupled to the bit line, a second input, and an output.

公开(公告)号：US20160336064A1

公开(公告)日：2016-11-17

申请号：US15156113

申请日：2016-05-16

申请人： Jae-sun Seo ,  Shimeng Yu ,  Yu Cao ,  Sarma Vrudhula

发明人： Jae-sun Seo ,  Shimeng Yu ,  Yu Cao ,  Sarma Vrudhula

IPC分类号： G11C13/00 ,  G06N3/08

CPC分类号： G06N3/088 ,  G06N3/0635 ,  G11C11/54 ,  G11C13/0002 ,  G11C13/0069

摘要： Neuromorphic computational circuitry is disclosed that includes a cross point resistive network and line control circuitry. The cross point resistive network includes variable resistive units. One set of the variable resistive units is configured to generate a correction line current on a conductive line while other sets of the variable resistive units generate resultant line currents on other conductive lines. The line control circuitry is configured to receive the line currents from the conductive lines and generate digital vector values. Each of the digital vector values is provided in accordance with a difference between the current level of a corresponding resultant line current and a current level of the correction line current. In this manner, the digital vector values are corrected by the current level of the correction line current in order to reduce errors resulting from finite on to off conductance state ratios.

摘要翻译： 公开了包括交叉点电阻网络和线路控制电路的神经计算电路。 交叉点电阻网络包括可变电阻单元。 一组可变电阻单元被配置为在导线上产生校正线电流，而其他组的可变电阻单元在其它导线上产生合成线电流。 线路控制电路被配置为从导线接收线电流并产生数字矢量值。 根据对应的合成线电流的电流电平和校正线电流的电流电平之间的差，提供每个数字矢量值。 以这种方式，通过校正线电流的当前电平来校正数字矢量值，以便减少由有限导通到导通状态比率导致的误差。

公开(公告)号：US11074498B2

公开(公告)日：2021-07-27

申请号：US15487117

申请日：2017-04-13

申请人： Jae-sun Seo

发明人： Jae-sun Seo

IPC分类号： G06N3/08 ,  G06N3/063

摘要： An information processing system, which includes a control system and an artificial neural network, is disclosed. The artificial neural network includes a group of neurons and a group of synapses, which includes a first portion and a second portion. The control system selects one of a group of operating modes. The group of neurons processes information. The group of synapses provide connectivity to each of the group of neurons. During a first operating mode of the group of operating modes, the first portion of the group of synapses is enabled and the second portion of the group of synapses is enabled. During a second operating mode of the group of operating modes, the first portion of the group of synapses is enabled and the second portion of the group of synapses is disabled.

公开(公告)号：US10827952B2

公开(公告)日：2020-11-10

申请号：US16097552

申请日：2017-04-28

申请人： Shihui Yin ,  Jae-sun Seo ,  Sang Joon Kim ,  Chisung Bae

发明人： Shihui Yin ,  Jae-sun Seo ,  Sang Joon Kim ,  Chisung Bae

IPC分类号： G06K9/00 ,  A61B5/117 ,  G06F21/32 ,  H04L29/06 ,  A61B5/0452 ,  A61B5/00 ,  H04W12/06 ,  A61B5/0456 ,  G06N3/04 ,  G06N3/08

摘要： Methods, systems, and apparatus, including computer programs encoded on a computer storage medium, for obtaining an electrocardiographic (ECG) signal of a user; obtaining a feature vector of the ECG signal of the user with neural network based feature extraction. Comparing the feature vector of the ECG signal with a stored feature vector of a registered user. Authenticating the user in response to determining that a similarity of the ECG feature vector of the ECG signal and the stored ECG feature vector of the registered user exceeds a pre-defined threshold value.

公开(公告)号：US20230070387A1

公开(公告)日：2023-03-09

申请号：US17986652

申请日：2022-11-14

申请人： Jae-sun Seo ,  Shimeng Yu

发明人： Jae-sun Seo ,  Shimeng Yu

IPC分类号： G11C13/00 ,  G06N3/02 ,  G11C7/18 ,  G11C11/54 ,  G11C7/10

摘要： A resistive random-access memory (RRAM) system includes an RRAM cell. The RRAM cell includes a first select line and a second select line, a word line, a bit line, a first resistive memory device, a first switching device, a second resistive memory device, a second switching device, and a comparator. The first resistive memory device is coupled between a first access node and the bit line. The first switching device is coupled between the first select line and the first access node. The second resistive memory device is coupled between a second access node and the bit line. The second switching device is coupled between the second select line and the second access node. The comparator includes a first input coupled to the bit line, a second input, and an output.

公开(公告)号：US20170300815A1

公开(公告)日：2017-10-19

申请号：US15487117

申请日：2017-04-13

申请人： Jae-sun Seo

发明人： Jae-sun Seo

IPC分类号： G06N3/08 ,  G06N3/04

CPC分类号： G06N3/08 ,  G06N3/063

摘要： An information processing system, which includes a control system and an artificial neural network, is disclosed. The artificial neural network includes a group of neurons and a group of synapses, which includes a first portion and a second portion. The control system selects one of a group of operating modes. The group of neurons processes information. The group of synapses provide connectivity to each of the group of neurons. During a first operating mode of the group of operating modes, the first portion of the group of synapses is enabled and the second portion of the group of synapses is enabled. During a second operating mode of the group of operating modes, the first portion of the group of synapses is enabled and the second portion of the group of synapses is disabled.

公开(公告)号：US20160049195A1

公开(公告)日：2016-02-18

申请号：US14824782

申请日：2015-08-12

申请人： Shimeng Yu ,  Yu Cao ,  Jae-sun Seo ,  Sarma Vrudhula ,  Jieping Ye

发明人： Shimeng Yu ,  Yu Cao ,  Jae-sun Seo ,  Sarma Vrudhula ,  Jieping Ye

IPC分类号： G11C13/00

CPC分类号： G11C13/0026 ,  G11C5/06 ,  G11C13/0002 ,  G11C13/0028 ,  G11C13/003 ,  G11C13/004 ,  G11C13/0069 ,  G11C2213/74 ,  G11C2213/77 ,  G11C2213/79

摘要： This disclosure relates generally to resistive memory systems. The resistive memory systems may be utilized to implement neuro-inspired learning algorithms with full parallelism. In one embodiment, a resistive memory system includes a cross point resistive network and switchable paths. The cross point resistive network includes variable resistive elements and conductive lines. The conductive lines are coupled to the variable resistive elements such that the conductive lines and the variable resistive elements form the cross point resistive network. The switchable paths are connected to the conductive lines so that the switchable paths are operable to selectively interconnect groups of the conductive lines such that subsets of the variable resistive elements each provide a combined variable conductance. With multiple resistive elements in the subsets, process variations in the conductances of the resistive elements average out. As such, learning algorithms may be implemented with greater precision using the cross point resistive network.

摘要翻译： 本公开一般涉及电阻式存储器系统。 电阻式存储器系统可用于实现具有完全并行性的神经启发式学习算法。 在一个实施例中，电阻式存储器系统包括交叉点电阻网络和可切换路径。 交叉点电阻网络包括可变电阻元件和导线。 导线耦合到可变电阻元件，使得导线和可变电阻元件形成交叉电阻网络。 可切换路径连接到导线，使得可切换路径可操作以选择性地互连导电线组，使得可变电阻元件的子集各自提供组合的可变电导。 在子集中具有多个电阻元件，电阻元件的电导的工艺变化平均。 因此，可以使用交叉点电阻网络以更高的精度来实现学习算法。

公开(公告)号：US07913101B2

公开(公告)日：2011-03-22

申请号：US11824410

申请日：2007-06-29

申请人： Himanshu Kaul ,  Jae-sun Seo ,  Ram K. Krishnamurthy

发明人： Himanshu Kaul ,  Jae-sun Seo ,  Ram K. Krishnamurthy

IPC分类号： G06F1/12

CPC分类号： H03K5/135 ,  H03K2005/00058 ,  H03K2005/00234 ,  H03K2005/00241

摘要： A method includes: delaying an excursion of at least one signal a first number of clock phases when the excursion departs from a value in a first direction; and delaying the excursion of the at least one signal a second number of the clock phases when the excursion departs toward the value in a second direction. The first number of clock phases is different from the second number of clock phases. The at least one signal effects a plurality of succeeding excursions in substantial synchrony with a clocked signal presenting succeeding clock cycles having a plurality of the clock phases in each respective clock cycle.

摘要翻译： 一种方法包括：当偏移偏离第一方向的值时，延迟至少一个信号的偏移的第一数量的时钟相位; 以及当所述偏移在所述第二方向上偏离所述值时，将所述至少一个信号的偏移延迟到所述第二数量的时钟相位。 时钟相位的第一个数量与第二个时钟相位数不同。 所述至少一个信号与在每个相应时钟周期中具有多个时钟相位的呈现后续时钟周期的时钟信号基本同步地影响多个后续偏移。