利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

13 条记录 (耗时 0.03 秒)

    Increasing memory capacity in power-constrained systems
    1.
    发明授权
    Increasing memory capacity in power-constrained systems 有权
    在功率有限的系统中增加内存容量

    公开(公告)号：US08719527B2

    公开(公告)日：2014-05-06

    申请号：US13460044

    申请日：2012-04-30

    申请人： John Bruce Carter ,  Wei Huang ,  Karthick Rajamani ,  Kshitij Sudan ,  Joanne B. Rawson

    发明人： John Bruce Carter ,  Wei Huang ,  Karthick Rajamani ,  Freeman Leigh Rawson, III ,  Kshitij Sudan

    IPC分类号： G06F12/06

    CPC分类号： G06F12/08 ,  G06F1/3275 ,  G06F9/5094 ,  G06F2212/1028 ,  G11C5/04 ,  Y02D10/13 ,  Y02D10/14 ,  Y02D10/22

    摘要： A method for increasing a capacity of a memory is provided in the illustrative embodiments. Using an application executing using a processor wherein the memory includes a set of ranks, the memory is configured to form a cold tier and a hot tier, the cold tier including a first subset of ranks from the set of ranks in the memory, and the hot tier including a second subset of ranks from the set of ranks in the memory. A determination is made whether a page to which a memory access request is directed is located in the cold tier in the memory. In response to the page being located in the cold tier of the memory, the processing of the memory access request is throttled by processing the memory access request with a delay.

    摘要翻译： 在说明性实施例中提供了用于增加存储器的容量的方法。 使用使用处理器执行的应用程序，其中所述存储器包括一组等级，所述存储器被配置为形成冷层和热层，所述冷层包括来自所述存储器中的所述一组等级的第一子群， 热层包括来自内存中的一组排名的第二个子集。 确定存储器访问请求所指向的页面是否位于存储器中的冷层中。 响应于页面位于存储器的冷层中，通过以延迟处理存储器访问请求来限制存储器访问请求的处理。

    INCREASING MEMORY CAPACITY IN POWER-CONSTRAINED SYSTEMS
    2.
    发明申请
    INCREASING MEMORY CAPACITY IN POWER-CONSTRAINED SYSTEMS 有权
    在功率约束系统中增加存储容量

    公开(公告)号：US20130124810A1

    公开(公告)日：2013-05-16

    申请号：US13460044

    申请日：2012-04-30

    申请人： John Bruce Carter ,  Wei Huang ,  Karthick Rajamani ,  Kshitij Sudan ,  Joanne B. Rawson

    发明人： John Bruce Carter ,  Wei Huang ,  Karthick Rajamani ,  Freeman Leigh Rawson, III ,  Kshitij Sudan

    IPC分类号： G06F12/02

    CPC分类号： G06F12/08 ,  G06F1/3275 ,  G06F9/5094 ,  G06F2212/1028 ,  G11C5/04 ,  Y02D10/13 ,  Y02D10/14 ,  Y02D10/22

    摘要： A method for increasing a capacity of a memory is provided in the illustrative embodiments. Using an application executing using a processor wherein the memory includes a set of ranks, the memory is configured to form a cold tier and a hot tier, the cold tier including a first subset of ranks from the set of ranks in the memory, and the hot tier including a second subset of ranks from the set of ranks in the memory. A determination is made whether a page to which a memory access request is directed is located in the cold tier in the memory. In response to the page being located in the cold tier of the memory, the processing of the memory access request is throttled by processing the memory access request with a delay.

    摘要翻译： 在说明性实施例中提供了用于增加存储器的容量的方法。 使用使用处理器执行的应用程序，其中所述存储器包括一组等级，所述存储器被配置为形成冷层和热层，所述冷层包括来自所述存储器中的所述等级的队列的第一子集， 热层包括来自内存中的一组排名的第二个子集。 确定存储器访问请求所指向的页面是否位于存储器中的冷层中。 响应于页面位于存储器的冷层中，通过以延迟处理存储器访问请求来限制存储器访问请求的处理。

    Increasing memory capacity in power-constrained systems
    3.
    发明授权
    Increasing memory capacity in power-constrained systems 有权
    在功率有限的系统中增加内存容量

    公开(公告)号：US08738875B2

    公开(公告)日：2014-05-27

    申请号：US13295196

    申请日：2011-11-14

    申请人： John Bruce Carter ,  Wei Huang ,  Karthick Rajamani ,  Kshitij Sudan ,  Joanne R. Rawson

    发明人： John Bruce Carter ,  Wei Huang ,  Karthick Rajamani ,  Freeman Leigh Rawson, III ,  Kshitij Sudan

    IPC分类号： G06F12/06

    CPC分类号： G06F12/08 ,  G06F1/3275 ,  G06F9/5094 ,  G06F2212/1028 ,  G11C5/04 ,  Y02D10/13 ,  Y02D10/14 ,  Y02D10/22

    摘要： A system, and computer program product for increasing a capacity of a memory are provided in the illustrative embodiments. Using an application executing using a processor wherein the memory includes a set of ranks, the memory is configured to form a cold tier and a hot tier, the cold tier including a first subset of ranks from the set of ranks in the memory, and the hot tier including a second subset of ranks from the set of ranks in the memory. A determination is made whether a page to which a memory access request is directed is located in the cold tier in the memory. In response to the page being located in the cold tier of the memory, the processing of the memory access request is throttled by processing the memory access request with a delay.

    摘要翻译： 在说明性实施例中提供了用于增加存储器容量的系统和计算机程序产品。 使用使用处理器执行的应用程序，其中所述存储器包括一组等级，所述存储器被配置为形成冷层和热层，所述冷层包括来自所述存储器中的所述一组等级的第一子群， 热层包括来自内存中的一组排名的第二个子集。 确定存储器访问请求所指向的页面是否位于存储器中的冷层中。 响应于页面位于存储器的冷层中，通过以延迟处理存储器访问请求来限制存储器访问请求的处理。

    INCREASING MEMORY CAPACITY IN POWER-CONSTRAINED SYSTEMS
    4.
    发明申请
    INCREASING MEMORY CAPACITY IN POWER-CONSTRAINED SYSTEMS 有权
    在功率约束系统中增加存储容量

    公开(公告)号：US20130124814A1

    公开(公告)日：2013-05-16

    申请号：US13295196

    申请日：2011-11-14

    申请人： John Bruce Carter ,  Wei Huang ,  Karthick Rajamani ,  Kshitij Sudan ,  Joanne R Rawson

    发明人： John Bruce Carter ,  Wei Huang ,  Karthick Rajamani ,  Freeman Leigh Rawson, III ,  Kshitij Sudan

    IPC分类号： G06F12/00

    CPC分类号： G06F12/08 ,  G06F1/3275 ,  G06F9/5094 ,  G06F2212/1028 ,  G11C5/04 ,  Y02D10/13 ,  Y02D10/14 ,  Y02D10/22

    摘要： A system, and computer program product for increasing a capacity of a memory are provided in the illustrative embodiments. Using an application executing using a processor wherein the memory includes a set of ranks, the memory is configured to form a cold tier and a hot tier, the cold tier including a first subset of ranks from the set of ranks in the memory, and the hot tier including a second subset of ranks from the set of ranks in the memory. A determination is made whether a page to which a memory access request is directed is located in the cold tier in the memory. In response to the page being located in the cold tier of the memory, the processing of the memory access request is throttled by processing the memory access request with a delay.

    摘要翻译： 在说明性实施例中提供了用于增加存储器容量的系统和计算机程序产品。 使用使用处理器执行的应用程序，其中所述存储器包括一组等级，所述存储器被配置为形成冷层和热层，所述冷层包括来自所述存储器中的所述等级的队列的第一子集， 热层包括来自内存中的一组排名的第二个子集。 确定存储器访问请求所指向的页面是否位于存储器中的冷层中。 响应于页面位于存储器的冷层中，通过以延迟处理存储器访问请求来限制存储器访问请求的处理。

    PERFORMANCE OF DIGITAL CIRCUITS USING CURRENT MANAGEMENT
    6.
    发明申请
    PERFORMANCE OF DIGITAL CIRCUITS USING CURRENT MANAGEMENT 失效
    使用电流管理的数字电路的性能

    公开(公告)号：US20130035797A1

    公开(公告)日：2013-02-07

    申请号：US13549748

    申请日：2012-07-16

    申请人： Malcolm Scott Allen-Ware ,  John Bruce Carter ,  Heather Lynn Hanson ,  Wei Huang ,  Charles Robert Lefurgy ,  Karthick Rajamani

    发明人： Malcolm Scott Allen-Ware ,  John Bruce Carter ,  Heather Lynn Hanson ,  Wei Huang ,  Charles Robert Lefurgy ,  Karthick Rajamani

    IPC分类号： G05D11/00

    CPC分类号： G06F1/324 ,  G06F1/3296 ,  Y02D10/126 ,  Y02D10/172

    摘要： A method for improving the performance of a digital circuit is provided in the illustrative embodiments. A real frequency of operation of the digital circuit is adjusted using a control loop in the digital circuit, the adjusting the real frequency being responsive to a change in an operating condition of the digital circuit. A measurement of a current drawn by the digital circuit is received from a voltage regulator supplying electrical power to the digital circuit. An over-current target current value is received. A voltage output from the voltage regulator to the digital circuit is adjusted such that the current drawn by the digital circuit does not exceed the over-current target current value.

    摘要翻译： 在说明性实施例中提供了一种用于改善数字电路的性能的方法。 使用数字电路中的控制环来调整数字电路的实际工作频率，响应于数字电路的工作状态的变化来调整实际频率。 从向数字电路提供电力的电压调节器接收由数字电路汲取的电流的测量值。 接收过电流目标电流值。 调整从电压调节器到数字电路的输出电压，使得由数字电路汲取的电流不超过过电流目标电流值。

    PERFORMANCE OF DIGITAL CIRCUITS USING CURRENT MANAGEMENT
    7.
    发明申请
    PERFORMANCE OF DIGITAL CIRCUITS USING CURRENT MANAGEMENT 审中-公开
    使用电流管理的数字电路的性能

    公开(公告)号：US20130033306A1

    公开(公告)日：2013-02-07

    申请号：US13195684

    申请日：2011-08-01

    申请人： Malcolm Scott Allen-Ware ,  John Bruce Carter ,  Heather Lynn Hanson ,  Wei Huang ,  Charles Robert Lefurgy ,  Karthick Rajamani

    发明人： Malcolm Scott Allen-Ware ,  John Bruce Carter ,  Heather Lynn Hanson ,  Wei Huang ,  Charles Robert Lefurgy ,  Karthick Rajamani

    IPC分类号： G05F1/10

    CPC分类号： G06F1/324 ,  G06F1/3296 ,  Y02D10/126 ,  Y02D10/172

    摘要： A method, system, and computer program product for improving the performance of a digital circuit are provided in the illustrative embodiments. A real frequency of operation of the digital circuit is adjusted using a control loop in the digital circuit, the adjusting the real frequency being responsive to a change in an operating condition of the digital circuit. A measurement of a current drawn by the digital circuit is received from a voltage regulator supplying electrical power to the digital circuit. An over-current target current value is received. A voltage output from the voltage regulator to the digital circuit is adjusted such that the current drawn by the digital circuit does not exceed the over-current target current value.

    摘要翻译： 在说明性实施例中提供了用于改善数字电路的性能的方法，系统和计算机程序产品。 使用数字电路中的控制环来调整数字电路的实际工作频率，响应于数字电路的工作状态的变化来调整实际频率。 从向数字电路提供电力的电压调节器接收由数字电路汲取的电流的测量值。 接收过电流目标电流值。 调整从电压调节器到数字电路的输出电压，使得由数字电路汲取的电流不超过过电流目标电流值。