-
公开(公告)号:US10833683B2
公开(公告)日:2020-11-10
申请号:US15984387
申请日:2018-05-20
Inventor: Hyunsun Mo , Dae Jeong Kim
IPC: H03L7/085 , H03L7/107 , H03L7/16 , H03L7/093 , H03L7/08 , H03L7/089 , H03B29/00 , H03C3/09 , H04B15/04
Abstract: A clock generator including a phase frequency detector configured to compare a phase and a frequency of a reference clock signal with a phase and a frequency of a first output clock signal and generate a detection signal based on a difference in the phases and frequencies of the clock signals; a loop filter configured to generate a first control voltage signal based on the detection signal; a first voltage controlled oscillator configured to generate and output a first output clock signal based on the first control voltage signal, a modulation filter configured to generate a modulation voltage signal based on the reference clock signal and generate a second control voltage signal by combining the modulation voltage signal and the first control voltage signal, and a second voltage controlled oscillator configured to generate and output a second output clock signal based on the second control voltage signal is provided.
-
公开(公告)号:US20190058479A1
公开(公告)日:2019-02-21
申请号:US15984387
申请日:2018-05-20
Inventor: Hyunsun Mo , Dae Jeong Kim
Abstract: A clock generator including a phase frequency detector configured to compare a phase and a frequency of a reference clock signal with a phase and a frequency of a first output clock signal and generate a detection signal based on a difference in the phases and frequencies of the clock signals; a loop filter configured to generate a first control voltage signal based on the detection signal; a first voltage controlled oscillator configured to generate and output a first output clock signal based on the first control voltage signal, a modulation filter configured to generate a modulation voltage signal based on the reference clock signal and generate a second control voltage signal by combining the modulation voltage signal and the first control voltage signal, and a second voltage controlled oscillator configured to generate and output a second output clock signal based on the second control voltage signal is provided.
-