-
公开(公告)号：US6065121A
公开(公告)日：2000-05-16
申请号：US52390
申请日：1998-03-31
申请人： Louis B. Hobson , John D. Battles
发明人： Louis B. Hobson , John D. Battles
IPC分类号： G06F1/32
CPC分类号： G06F1/3203
摘要： An advanced configuration and power interface operating system transparent method to control the wake-to-sleep and sleep-to-wake transitions includes: detecting a sleep enable command; temporarily blocking completion of the sleep enable command; generating an interrupt; configuring an input-output device; and completing the sleep enable command. The sleep enable command can be a write command to an advanced configuration and power interface sleep enable data storage unit. The generated interrupt can be a system management interrupt that invokes a basic input-output device configuration program.
摘要翻译： 用于控制唤醒睡眠和睡眠到唤醒转换的高级配置和电源接口操作系统透明方法包括：检测睡眠使能命令; 临时阻止完成睡眠启用命令; 产生中断; 配置输入输出设备; 并完成sleep enable命令。 sleep enable命令可以是高级配置和电源接口休眠启用数据存储单元的写命令。 产生的中断可以是调用基本输入输出设备配置程序的系统管理中断。
-
公开(公告)号：US09619015B2
公开(公告)日：2017-04-11
申请号：US14375831
申请日：2012-07-27
申请人： Louis B. Hobson
发明人： Louis B. Hobson
CPC分类号： G06F1/3296 , G06F1/3203 , G06F1/3234 , G06F1/3275 , G06F9/4418 , G06F9/442 , Y02D50/20
摘要： Example embodiments disclosed herein relate to implementing a power down state in a computing device. A sleep command is issued to place a computing device in a sleep state in response to receipt of a power off command at the computing device. Content of memory of the computing device is written to non-volatile storage of the computing device and the computing device is placed in a power off state.
-
3.发明授权公开(公告)号：US08850601B2
公开(公告)日：2014-09-30
申请号：US13260308
申请日：2009-05-18
CPC分类号： G06F21/57 , G06F21/52 , G06F21/53 , G06F2221/2113
摘要： Systems and methods of determining a trust level from system management mode are disclosed. One such method includes: responsive to a system management mode interrupt (SMI), determining a trust level associated with code invoking the SMI; and responsive to determining that the trust level is untrusted, granting or denying a request made by the code invoking the SMI based at least in part on a type of the request.
摘要翻译： 公开了从系统管理模式确定信任级别的系统和方法。 一种这样的方法包括：响应于系统管理模式中断（SMI），确定与调用SMI的代码相关联的信任级别; 并且响应于确定所述信任级别是不受信任的，至少部分地基于所述请求的类型来授予或拒绝所述调用所述SMI的代码的请求。
-
4.发明申请公开(公告)号：US20120017285A1
公开(公告)日：2012-01-19
申请号：US13260308
申请日：2009-05-18
IPC分类号： G06F21/00
CPC分类号： G06F21/57 , G06F21/52 , G06F21/53 , G06F2221/2113
摘要： Systems and methods of determining a trust level from system management mode are disclosed. One such method includes: responsive to a system management mode interrupt (SMI), determining a trust level associated with code invoking the SMI; and responsive to determining that the trust level is untrusted, granting or denying a request made by the code invoking the SMI based at least in part on a type of the request.
摘要翻译： 公开了从系统管理模式确定信任级别的系统和方法。 一种这样的方法包括：响应于系统管理模式中断（SMI），确定与调用SMI的代码相关联的信任级别; 并且响应于确定所述信任级别是不受信任的，至少部分地基于所述请求的类型来授予或拒绝所述调用所述SMI的代码的请求。
-
公开(公告)号：US20080235505A1
公开(公告)日：2008-09-25
申请号：US11689055
申请日：2007-03-21
申请人： Louis B. Hobson , Wael M. Ibrahim , Manuel Novoa
发明人： Louis B. Hobson , Wael M. Ibrahim , Manuel Novoa
IPC分类号： G06F1/24
CPC分类号： G06F9/442 , G06F21/572 , G06F2221/2143
摘要： A computer system is provided, the computer system having a processor and a system memory coupled to the processor. The computer system also includes a Basic Input/Output System (BIOS) in communication with the processor. The BIOS selectively scrubs the system memory during a shutdown process of the computer system.
摘要翻译： 提供了一种计算机系统，所述计算机系统具有耦合到所述处理器的处理器和系统存储器。 计算机系统还包括与处理器通信的基本输入/输出系统（BIOS）。 BIOS在计算机系统的关机过程中选择性地擦洗系统内存。
-
公开(公告)号：US06122748A
公开(公告)日：2000-09-19
申请号：US52439
申请日：1998-03-31
申请人： Louis B. Hobson
发明人： Louis B. Hobson
CPC分类号： G06F1/3215
摘要： A method to configure a device for remote management that is transparent to an advanced configuration and power interface (ACPI) operating system is described. The method includes configuring a device in a computer system when a transition between power states is being effected by the advanced configuration and power interface operating system including the step of causing the computer system to enter a non-ACPI mode in response to the transition being effected, configuring the device while in the non-ACPI mode, and completing the transition after the configuring of the device. The method may be stored in any media that is readable and executable by a computer system.
摘要翻译： 描述了对高级配置和电源接口（ACPI）操作系统透明的远程管理设备的配置方法。 该方法包括当由高级配置和电力接口操作系统实现功率状态之间的转换时，在计算机系统中配置设备，包括使计算机系统响应于正在进行的转换而进入非ACPI模式的步骤 在非ACPI模式下配置设备，并在配置设备后完成转换。 该方法可以存储在可由计算机系统读取和执行的任何媒体中。
-
公开(公告)号：US20110083029A1
公开(公告)日：2011-04-07
申请号：US12574472
申请日：2009-10-06
CPC分类号： G08B3/10 , G06F1/3203 , G06F1/3206 , G06F21/81
摘要： A first controller can provide system state information and a second controller can receive the system state information. The second controller can be programmed to control the state of a component. The state of the component can be based on information programmed in the second controller and the system state information. The component can include an off state and an operating state indicated by a signal from the second controller.
摘要翻译： 第一控制器可以提供系统状态信息，第二控制器可以接收系统状态信息。 可以对第二个控制器进行编程，以控制组件的状态。 组件的状态可以基于在第二控制器中编程的信息和系统状态信息。 组件可以包括关闭状态和由来自第二控制器的信号指示的操作状态。
-
公开(公告)号：US07797523B2
公开(公告)日：2010-09-14
申请号：US11534708
申请日：2006-09-25
申请人： Louis B. Hobson , Mark A. Piwonka
发明人： Louis B. Hobson , Mark A. Piwonka
IPC分类号： G06F15/177
CPC分类号： G06F9/4411
摘要： A method and system of executing stack-based memory reference code. At least some of the illustrated embodiments are methods comprising waking a computer system from a reduced power operational state in which a memory controller loses at least some configuration information, executing memory reference code that utilizes a stack (wherein the memory reference code configures the main memory controller), and passing control of the computer system to an operating system. The time between executing a first instruction after waking the computer system and passing control to the operating system takes less than 200 milliseconds.
摘要翻译： 一种执行基于堆栈的存储器参考代码的方法和系统。 所示实施例中的至少一些是包括使计算机系统从其中存储器控制器丢失至少一些配置信息的减少的电力操作状态唤醒，执行利用堆栈的存储器参考代码（其中存储器参考代码配置主存储器 控制器），并将计算机系统的控制传递到操作系统。 在唤醒计算机系统并通过控制到操作系统之后执行第一条指令之间的时间需要不到200毫秒。
-
公开(公告)号：US20100077199A1
公开(公告)日：2010-03-25
申请号：US12237100
申请日：2008-09-24
CPC分类号： G06F21/572
摘要： Systems and methods of securely updating BIOS are disclosed. One such system comprises a reprogrammable memory, a first and a second register, and comparison logic. The reprogrammable memory comprises a first portion and a protect input. The protect input is configured to disallow writes to at least the first portion when the memory protect input is at a first levels, and to allow writes to at least the first portion when the protect input is at a second level. The comparison logic is configured to drive a comparison output to a third level responsive to the first and second registers having equal values, and to drive the comparison output to a fourth level responsive to the first and second registers having different values. The comparison output is electrically coupled to the memory protect input.
摘要翻译： 公开了安全更新BIOS的系统和方法。 一个这样的系统包括可重编程存储器，第一和第二寄存器以及比较逻辑。 可再编程存储器包括第一部分和保护输入。 保护输入被配置为当存储器保护输入处于第一级时不允许至少对第一部分进行写入，并且当保护输入处于第二级时允许写入至少第一部分。 比较逻辑被配置为响应于具有相等值的第一和第二寄存器将比较输出驱动到第三电平，并且响应于具有不同值的第一和第二寄存器将比较输出驱动到第四电平。 比较输出电耦合到存储器保护输入。
-
10.发明授权公开(公告)号：US07430502B2
公开(公告)日：2008-09-30
申请号：US10812147
申请日：2004-03-29
申请人： Louis B. Hobson
发明人： Louis B. Hobson
CPC分类号： G06F11/3457
摘要： Systems, methodologies, media, and other embodiments associated with simulating a processor performance state by controlling a thermal management signal are described. One exemplary system embodiment includes a data structure for storing bit patterns that facilitate controlling a GPIO (General Purpose Input Output) block and addresses of locations to which the bit patterns can be written. The example system may also include a logic configured to receive a request to produce a performance state in a processor and to cause a frequency and voltage to be established in the processor in response to a thermal management signal being generated in response to writing the bit pattern(s) to the address(es).
摘要翻译： 描述了通过控制热管理信号来模拟处理器性能状态的系统，方法，介质和其它实施例。 一个示例性系统实施例包括用于存储有利于控制GPIO（通用输入输出）块和可以写入位模式的位置的地址的位模式的数据结构。 示例系统还可以包括被配置为接收在处理器中产生性能状态的请求并且响应于响应于写入位模式而产生热管理信号而在处理器中建立频率和电压的逻辑 （s）到地址。
-
-
-
-
-
-
-
-
-
搜索结果
33 条记录 (耗时 0.022 秒)