Rapid sync up mechanism for traffic control between two systems

    公开(公告)号:US11064435B1

    公开(公告)日:2021-07-13

    申请号:US16264010

    申请日:2019-01-31

    Abstract: Aspects of the disclosure provide methods and apparatuses for data communication. In some embodiments, an apparatus for data communication between a host and a plurality of station devices includes an interface circuit, a medium access controller (MAC) circuit, a control circuit, and a streaming circuit. The interface circuit is configured to receive a data packet from the host, and the data packet includes a bitmap addressing the data packet to one of the plurality of station devices. The medium access controller (MAC) circuit is configured to detect a sleep status of the one of the plurality of station devices. The control circuit is configured to adjust a bit mask based on the sleep status of the one of the plurality of station devices, so that the bit mask indicates the sleep status the one of the plurality of station devices. The streaming circuit is coupled between the interface circuit and the MAC circuit. The streaming circuit is configured to receive the data packet addressed to station devices, determine the sleep status of the one of the plurality of station devices based on the bit mask and the bitmap in the data packet, and transmit the data packet to the MAC circuit when the sleep status of the one of the plurality of station devices is in a wake state, otherwise, transmit the data packet to the control circuit when the sleep status of the one of the plurality of station devices is in a sleep state.

    Data transfer interface with reduced signaling

    公开(公告)号:US11102680B1

    公开(公告)日:2021-08-24

    申请号:US16427573

    申请日:2019-05-31

    Abstract: A wireless data transceiver includes a media access controller (MAC) that receives an inbound packet from an air interface and to buffer that packet for transport to a host, and receives an outbound packet and transfers that packet to the air interface. A host interface receives the inbound packet from the MAC and transfers the inbound packet to the host, and receives the outbound packet from the host for transfer to the MAC. Transport controller circuitry (TCC), including processing circuitry configured to execute instructions, manages the transceiver. Hardware data transport circuitry (HDTC) for transporting packets in either direction between the MAC and the host interface includes a buffer memory having a plurality of slots. The TCC or HDTC issues a start or stop signal to the host interface causing the HDTC and the host interface to begin or end transfer of data between the buffer memory and the host interface.

    Hardware data transport in wireless data transceiver

    公开(公告)号:US10820371B1

    公开(公告)日:2020-10-27

    申请号:US16422298

    申请日:2019-05-24

    Abstract: A wireless data transceiver includes a media access controller (MAC) configured to receive an inbound data packet from an air interface and to buffer the inbound packet for transport to a host, and to receive an outbound data packet from elsewhere in the transceiver and to transfer the outbound packet to the air interface. The transceiver further includes a host interface configured to receive the inbound packet transported from the MAC and to transfer the inbound packet to the host, and to receive the outbound packet from the host for transfer to the MAC. The transceiver also includes transport controller circuitry configured to execute instructions to generate and transfer management packets. In addition, the wireless data transceiver includes hardware data transport circuitry for transporting the inbound packet from the MAC to the host interface, and for transporting the outbound packet from the host interface to the MAC, without executing instructions.

Patent Agency Ranking