-
公开(公告)号:US11650898B2
公开(公告)日:2023-05-16
申请号:US17729841
申请日:2022-04-26
Applicant: Micron Technology, Inc.
Inventor: Jackson N. Callaghan , Kazuaki Ohara , Ji-Hye G. Shin , Vyjayanthi Prasad , Rosa M. Avila-Hernandez , Gitanjali T. Ghosh , Rachael R. Skreen
IPC: G06F11/30 , G01R31/3177 , G06F1/06 , G06F13/16
CPC classification number: G06F11/3096 , G01R31/3177 , G06F1/06 , G06F11/3034 , G06F11/3089 , G06F13/1668 , G06F13/1689
Abstract: An on-die logic analyzer (ODLA) can reduce the time and resources that would otherwise be spent in validating or debugging memory system timings. The ODLA can receive an enable signal with respect to a start command and start a count of clock cycles in response to a first issued command matching the start command defined in a first mode register. The ODLA can stop the count of clock cycles in response to a second issued command matching a stop command defined in a second mode register. The ODLA can write a value indicative of the stopped count to a third mode register or an on-die storage array in response to the stopped count exceeding a previously stored count.
-
公开(公告)号:US20220113349A1
公开(公告)日:2022-04-14
申请号:US17067288
申请日:2020-10-09
Applicant: Micron Technology, Inc.
Inventor: Jackson N. Callaghan , Kazuaki Ohara , Ji-Hye G. Shin , Vyjayanthi Prasad , Rosa M. Avila-Hernandez , Gitanjali T. Ghosh , Rachael R. Skreen
IPC: G01R31/3177 , G06F13/16 , G06F1/06
Abstract: An on-die logic analyzer (ODLA) can reduce the time and resources that would otherwise be spent in validating or debugging memory system timings. The ODLA can receive an enable signal with respect to a start command and start a count of clock cycles in response to a first issued command matching the start command defined in a first mode register. The ODLA can stop the count of clock cycles in response to a second issued command matching a stop command defined in a second mode register. The ODLA can write a value indicative of the stopped count to a third mode register or an on-die storage array in response to the stopped count exceeding a previously stored count.
-
公开(公告)号:US20220253365A1
公开(公告)日:2022-08-11
申请号:US17729841
申请日:2022-04-26
Applicant: Micron Technology, Inc.
Inventor: Jackson N. Callaghan , Kazuaki Ohara , Ji-Hye G. Shin , Vyjayanthi Prasad , Rosa M. Avila-Hernandez , Gitanjali T. Ghosh , Rachael R. Skreen
IPC: G06F11/30 , G01R31/3177 , G06F1/06 , G06F13/16
Abstract: An on-die logic analyzer (ODLA) can reduce the time and resources that would otherwise be spent in validating or debugging memory system timings. The ODLA can receive an enable signal with respect to a start command and start a count of clock cycles in response to a first issued command matching the start command defined in a first mode register. The ODLA can stop the count of clock cycles in response to a second issued command matching a stop command defined in a second mode register. The ODLA can write a value indicative of the stopped count to a third mode register or an on-die storage array in response to the stopped count exceeding a previously stored count.
-
公开(公告)号:US11327867B2
公开(公告)日:2022-05-10
申请号:US17067288
申请日:2020-10-09
Applicant: Micron Technology, Inc.
Inventor: Jackson N. Callaghan , Kazuaki Ohara , Ji-Hye G. Shin , Vyjayanthi Prasad , Rosa M. Avila-Hernandez , Gitanjali T. Ghosh , Rachael R. Skreen
IPC: G06F11/30 , G01R31/3177 , G06F1/06 , G06F13/16
Abstract: An on-die logic analyzer (ODLA) can reduce the time and resources that would otherwise be spent in validating or debugging memory system timings. The ODLA can receive an enable signal with respect to a start command and start a count of clock cycles in response to a first issued command matching the start command defined in a first mode register. The ODLA can stop the count of clock cycles in response to a second issued command matching a stop command defined in a second mode register. The ODLA can write a value indicative of the stopped count to a third mode register or an on-die storage array in response to the stopped count exceeding a previously stored count.
-
-
-