-
公开(公告)号：US08705654B1
公开(公告)日：2014-04-22
申请号：US12901109
申请日：2010-10-08
CPC分类号： H03F3/195 , H03F1/3247 , H03F1/3282 , H03F3/24 , H04L27/0002
摘要： The present disclosure relates to RF circuitry having delay locked loop (DLL) circuitry that may be used to measure amplitude modulation-to-phase modulation (AMPM) distortion of an RF power amplifier during factory calibration or during real time operation of the RF circuitry. During a calibration mode, the DLL circuitry may be calibrated using a reference clock signal. During a phase measurement mode, the DLL circuitry may use the reference clock signal, which is representative of an RF input signal to the RF power amplifier, and a feedback signal, which is representative of an RF output signal from the RF power amplifier, to measure a phase difference between the RF input signal and the RF output signal. By measuring the phase difference at different amplitudes of the RF output signal, the AMPM distortion of the RF power amplifier may be determined and used to correct for the AMPM distortion.
摘要翻译： 本公开涉及具有延迟锁定环（DLL）电路的RF电路，其可以用于在工厂校准期间或在RF电路的实时操作期间测量RF功率放大器的幅度调制 - 相位调制（AMPM）失真。 在校准模式期间，可以使用参考时钟信号来校准DLL电路。 在相位测量模式期间，DLL电路可以使用表示到RF功率放大器的RF输入信号的参考时钟信号，以及代表来自RF功率放大器的RF输出信号的反馈信号， 测量RF输入信号和RF输出信号之间的相位差。 通过测量RF输出信号的不同幅度的相位差，可以确定RF功率放大器的AMPM失真并用于校正AMPM失真。
-
公开(公告)号：US08509351B1
公开(公告)日：2013-08-13
申请号：US12895223
申请日：2010-09-30
IPC分类号： H03C3/00
CPC分类号： H03C5/00 , H03C2200/0058
摘要： The present disclosure relates to multi-mode RF circuitry using a single IQ modulator topology that may support different communication standards, including enhanced data rates for global system for mobile communications evolution (EDGE) and EDGE evolution by dividing certain modulation functions between a frequency synthesizer and an IQ modulator. Specifically, during a standard modulation mode, which may be used to support many communications standards, the frequency synthesizer provides an un-modulated RF carrier signal to the IQ modulator, which either phase modulates or phase and amplitude modulates the un-modulated RF carrier signal to provide a standard modulated RF signal. During a small signal polar modulation mode, which may be used to support the EDGE and EDGE evolution protocols, the frequency synthesizer provides a phase-modulated RF carrier signal to the IQ modulator, which may or may not amplitude modulate the phase-modulated RF carrier signal to provide a small signal polar modulated RF signal.
摘要翻译： 本公开涉及使用可以支持不同通信标准的单个IQ调制器拓扑的多模式RF电路，包括用于移动通信演进（EDGE）的全球系统的增强的数据速率和通过在频率合成器和 一个IQ调制器。 具体地说，在可用于支持许多通信标准的标准调制模式中，频率合成器向IQ调制器提供未调制的RF载波信号，IQ调制器可以对未调制的RF载波信号进行相位调制或相位和幅度调制 以提供标准的调制RF信号。 在可以用于支持EDGE和EDGE演进协议的小信号极化调制模式中，频率合成器向IQ调制器提供相位调制的RF载波信号，IQ调制器可以或可以不对相位调制的RF载波进行幅度调制 信号提供小信号极调调制RF信号。
-
公开(公告)号：US07962108B1
公开(公告)日：2011-06-14
申请号：US11392053
申请日：2006-03-29
IPC分类号： H04B1/04
CPC分类号： H04B1/0475 , H03F1/3241
摘要： A system and method for calibrating Amplitude Modulation to Phase Modulation (AM/PM) compensation circuitry in a mobile terminal operating according to a polar modulation scheme are provided. In general, during ramp-up for a transmit burst, measurements of a phase error between an input and output of power amplifier circuitry in the transmit chain are obtained. Using the phase error measurements, the AM/PM compensation circuitry is calibrated and used to provide AM/PM compensation for the same transmit burst. By calibrating the AM/PM compensation circuitry using the phase error measurements obtained during ramp-up, the AM/PM compensation circuitry is calibrated for the desired frequency band, sub-band, and power control level setting as well as for the current load conditions at the antenna and ambient temperature.
摘要翻译： 提供了一种用于校准根据极性调制方案操作的移动终端中的幅度调制到相位调制（AM / PM）补偿电路的系统和方法。 通常，在发射突发的斜坡上升期间，获得发射链中的功率放大器电路的输入和输出之间的相位误差的测量。 使用相位误差测量，AM / PM补偿电路被校准并用于为相同的发射脉冲串提供AM / PM补偿。 通过使用在斜坡上升期间获得的相位误差测量来校准AM / PM补偿电路，AM / PM补偿电路根据期望的频带，子频带和功率控制电平设置以及当前负载条件进行校准 在天线和环境温度。
-
公开(公告)号：US07251298B1
公开(公告)日：2007-07-31
申请号：US10644231
申请日：2003-08-20
摘要： The present invention provides a receiver frontend that eliminates static and dynamic DC errors and has improved second order intermodulation distortion (IMD2) performance. The receiver frontend includes a first mixer that multiplies a received signal and a first local oscillator (LO) signal to produce an intermediate frequency (IF) signal. A second mixer multiplies the IF signal and a second LO signal to produce an output signal. A first divider circuit divides a reference signal from a reference oscillator by a first divisor N to produce the first LO signal, and a second divider circuit divides the reference signal by a second divisor M to produce the second LO signal. Preferably, the first and second divisors N and M are each integers greater than one (1), and the second divisor M is not an integer multiple of the first divisor N.
摘要翻译： 本发明提供一种消除静态和动态DC误差并具有改进的二阶互调失真（IMD2）性能的接收器前端。 接收器前端包括将接收信号和第一本地振荡器（LO）信号相乘以产生中频（IF）信号的第一混频器。 第二混频器将IF信号和第二LO信号相乘以产生输出信号。 第一除法器电路将来自参考振荡器的参考信号由第一除数N分频以产生第一LO信号，并且第二除法器电路将参考信号除以第二除数M以产生第二LO信号。 优选地，第一和第二因子N和M各自是大于1（1）的整数，并且第二因子M不是第一因子N的整数倍。
-
公开(公告)号：US09019011B2
公开(公告)日：2015-04-28
申请号：US13486012
申请日：2012-06-01
CPC分类号： H03F1/32 , H03F1/0222
摘要： A method for power amplifier (PA) calibration for an envelope tracking system of a wireless device is disclosed. The method involves measuring an output power of a PA that is a part under test (PUT) at a predetermined input power. Another step includes calculating a gain equal to the output power of the PA divided by the predetermined input power. A next step involves calculating a gain correction by subtracting the calculated gain from a desired gain. Other steps include determining an expected supply voltage for the PA at the desired gain using the gain correction applied to a nominal curve of gain versus PA supply voltage, and then storing the expected supply voltage for the PA versus input power in memory.
摘要翻译： 公开了一种用于无线设备的包络跟踪系统的功率放大器（PA）校准方法。 该方法包括以预定输入功率测量作为被测部件（PUT）的PA的输出功率。 另一步骤包括计算等于PA的输出功率除以预定输入功率的增益。 下一步涉及通过从期望的增益中减去所计算的增益来计算增益校正。 其他步骤包括使用增益校正应用于增益对PA电源电压的增益校正来确定期望增益的PA的预期电源电压，然后将PA的预期电源电压与输入功率存储在存储器中。
-
公开(公告)号：US08774065B2
公开(公告)日：2014-07-08
申请号：US13460861
申请日：2012-05-01
IPC分类号： H04B7/00
CPC分类号： H04B1/0067 , H03F1/02 , H03F1/0227 , H03F3/24 , H03F3/68 , H03F3/72 , H03F2203/7209 , H03F2203/7221 , H04B2001/045 , H04L5/001
摘要： A front end radio architecture (FERA) with power management is disclosed. The FERA includes a first power amplifier (PA) block having a first-first PA and a first-second PA, and a second PA block having a second-first PA and a second-second PA. First and second modulated switchers are adapted to selectively supply power to the first-first PA and the second-first PA, and to supply power to the first-second PA and the second-second PA, respectively. The first and second modulated switchers have a modulation bandwidth of at least 20 MHz and are both suitable for envelope tracking modulation. A control system is adapted to selectively enable and disable the first-first PA, first-second PA, the second-first PA, and the second-second PA. First and second switches are responsive to control signals to route carriers and received signals between first and second antennas depending upon a selectable mode of operation such as intra-band or inter-band operation.
摘要翻译： 公开了具有电源管理的前端无线电架构（FERA）。 FERA包括具有第一第一PA和第一秒PA的第一功率放大器（PA）块和具有第二第一PA和第二秒PA的第二PA块。 第一和第二调制切换器适于选择性地向第一优先PA和第二第一PA供电，并分别向第一秒PA和第二秒PA供电。 第一和第二调制切换器具有至少20MHz的调制带宽，并且都适用于包络跟踪调制。 控制系统适于选择性地启用和禁用第一优先PA，第一秒PA，第二优先PA和第二秒PA。 第一和第二开关响应于控制信号以根据诸如带内或频带间操作的可选择的操作模式在第一和第二天线之间路由载波和接收信号。
-
7.发明申请公开(公告)号：US20120281597A1
公开(公告)日：2012-11-08
申请号：US13460861
申请日：2012-05-01
CPC分类号： H04B1/0067 , H03F1/02 , H03F1/0227 , H03F3/24 , H03F3/68 , H03F3/72 , H03F2203/7209 , H03F2203/7221 , H04B2001/045 , H04L5/001
摘要： A front end radio architecture (FERA) with power management is disclosed. The FERA includes a first power amplifier (PA) block having a first-first PA and a first-second PA, and a second PA block having a second-first PA and a second-second PA. First and second modulated switchers are adapted to selectively supply power to the first-first PA and the second-first PA, and to supply power to the first-second PA and the second-second PA, respectively. The first and second modulated switchers have a modulation bandwidth of at least 20 MHz and are both suitable for envelope tracking modulation. A control system is adapted to selectively enable and disable the first-first PA, first-second PA, the second-first PA, and the second-second PA. First and second switches are responsive to control signals to route carriers and received signals between first and second antennas depending upon a selectable mode of operation such as intra-band or inter-band operation.
摘要翻译： 公开了具有电源管理的前端无线电架构（FERA）。 FERA包括具有第一第一PA和第一秒PA的第一功率放大器（PA）块和具有第二第一PA和第二秒PA的第二PA块。 第一和第二调制切换器适于选择性地向第一优先PA和第二第一PA供电，并分别向第一秒PA和第二秒PA供电。 第一和第二调制切换器具有至少20MHz的调制带宽，并且都适用于包络跟踪调制。 控制系统适于选择性地启用和禁用第一优先PA，第一秒PA，第二优先PA和第二秒PA。 第一和第二开关响应于控制信号以根据诸如带内或频带间操作的可选择的操作模式在第一和第二天线之间路由载波和接收信号。
-
公开(公告)号：US08275330B1
公开(公告)日：2012-09-25
申请号：US12895255
申请日：2010-09-30
IPC分类号： H04B1/04
CPC分类号： H04B1/0475
摘要： The present disclosure relates to IQ modulation circuitry that during a data burst mode, modulates an RF carrier signal to provide a modulated RF signal, which is used for transmission of a transmit slot. During the data burst mode, a maximum energy spectrum peak of the modulated RF signal is about coincident with an RF carrier frequency of the RF carrier signal to comply with communications protocols. Further, during an energy-shifted ramp-down mode, which is coincident with ramp-down of the modulated RF signal, the IQ modulation circuitry modulates the RF carrier signal to provide the modulated RF signal. During the energy-shifted ramp-down mode, the maximum energy spectrum peak of the modulated RF signal is shifted away from the RF carrier frequency of the RF carrier signal to mitigate the effects of preparing for receiving an RF receive signal.
摘要翻译： 本公开涉及IQ调制电路，其在数据突发模式期间，调制RF载波信号以提供用于传输发射时隙的调制RF信号。 在数据突发模式期间，调制的RF信号的最大能谱峰值与RF载波信号的RF载波频率大致一致，以符合通信协议。 此外，在与调制的RF信号的斜降一致的能量偏移斜降模式期间，IQ调制电路调制RF载波信号以提供经调制的RF信号。 在能量偏移斜降模式期间，调制的RF信号的最大能谱峰值偏离RF载波信号的RF载波频率，以减轻准备接收RF接收信号的影响。
-
9.发明授权Split-band power amplifiers and duplexers for LTE-advanced front end for improved IMD 有权用于LTE高级前端的分频功率放大器和双工器，用于改进IMD公开(公告)号：US08644198B2
公开(公告)日：2014-02-04
申请号：US13045621
申请日：2011-03-11
IPC分类号： H04B7/00
CPC分类号： H03F3/24 , H03F3/189 , H03F3/211 , H03F3/68 , H03F2200/222 , H03F2200/249 , H03F2200/318 , H03F2200/387 , H03F2200/411 , H03F2200/451 , H03F2200/534 , H03F2200/537 , H03F2200/541 , H03F2200/81
摘要： A front end radio architecture (FERA) is disclosed that includes a transmitter block coupled to a power amplifier (PA) via first and second input terminals. A first split-band duplexer is coupled to a first output terminal of the PA and a second split-band duplexer is coupled to a second output terminal of the PA. The PA includes a first amplifier cell and a second amplifier cell that when coupled to the first and second split-band duplexers makes up first and second transmitter chains. Only one of the first and the second transmitter chains is active when a first carrier and a second carrier have a frequency offset that is less than an associated half duplex frequency within a same split-band duplex band, thus preventing third order inter-modulation (IMD) products from falling within an associated receive channel. Otherwise, the first and the second transmitter chains are both active.
摘要翻译： 公开了一种前端无线电架构（FERA），其包括经由第一和第二输入端子耦合到功率放大器（PA）的发射机模块。 第一分波分双工器耦合到PA的第一输出端，而第二分波分双工器耦合到PA的第二输出端。 PA包括第一放大器单元和第二放大器单元，当耦合到第一和第二分离带双工器组成第一和第二发送器链时。 当第一载波和第二载波具有小于相同分离带双工频带内的相关联的半双工频率的频率偏移时，第一和第二发射机链中只有一个有效，从而防止三阶互调（ IMD）产品落入相关接收渠道内。 否则，第一和第二发射机链都是活动的。
-
10.发明申请SPLIT-BAND POWER AMPLIFIERS AND DUPLEXERS FOR LTE-ADVANCED FRONT END FOR IMPROVED IMD 有权用于改进IMD的LTE高级前端的分离带功率放大器和双工器公开(公告)号：US20110222444A1
公开(公告)日：2011-09-15
申请号：US13045621
申请日：2011-03-11
IPC分类号： H04B7/00
CPC分类号： H03F3/24 , H03F3/189 , H03F3/211 , H03F3/68 , H03F2200/222 , H03F2200/249 , H03F2200/318 , H03F2200/387 , H03F2200/411 , H03F2200/451 , H03F2200/534 , H03F2200/537 , H03F2200/541 , H03F2200/81
摘要： A front end radio architecture (FERA) is disclosed that includes a transmitter block coupled to a power amplifier (PA) via first and second input terminals. A first split-band duplexer is coupled to a first output terminal of the PA and a second split-band duplexer is coupled to a second output terminal of the PA. The PA includes a first amplifier cell and a second amplifier cell that when coupled to the first and second split-band duplexers makes up first and second transmitter chains. Only one of the first and the second transmitter chains is active when a first carrier and a second carrier have a frequency offset that is less than an associated half duplex frequency within a same split-band duplex band, thus preventing third order inter-modulation (IMD) products from falling within an associated receive channel. Otherwise, the first and the second transmitter chains are both active.
摘要翻译： 公开了一种前端无线电架构（FERA），其包括经由第一和第二输入端子耦合到功率放大器（PA）的发射机模块。 第一分波分双工器耦合到PA的第一输出端，而第二分波分双工器耦合到PA的第二输出端。 PA包括第一放大器单元和第二放大器单元，当耦合到第一和第二分离带双工器组成第一和第二发送器链时。 当第一载波和第二载波具有小于相同分离带双工频带内的相关联的半双工频率的频率偏移时，第一和第二发射机链中只有一个有效，从而防止三阶互调（ IMD）产品落入相关接收渠道内。 否则，第一和第二发射机链都是活动的。
-
-
-
-
-
-
-
-
-
搜索结果
52 条记录 (耗时 0.047 秒)
