利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

60 条记录 (耗时 0.049 秒)

    COUPLED INDUCTOR TO FACILITATE INTEGRATED POWER DELIVERY
    5.
    发明申请
    COUPLED INDUCTOR TO FACILITATE INTEGRATED POWER DELIVERY 审中-公开
    耦合电感器，以便于整合电力输送

    公开(公告)号：US20120249107A1

    公开(公告)日：2012-10-04

    申请号：US13078333

    申请日：2011-04-01

    申请人： Nicholas P. Cowley ,  Isaac Ali ,  Stephen J. Spinks

    发明人： Nicholas P. Cowley ,  Isaac Ali ,  Stephen J. Spinks

    IPC分类号： G05F1/00 ,  H01F41/06 ,  H01F5/02

    CPC分类号： H02M3/1584 ,  H01F17/02 ,  Y10T29/49071

    摘要： An embodiment of the present invention provides an apparatus, comprising a surface mounted device (SMD) inductor, the SMD inductor including at least two counter wound aircoils formed on a same SMD former; wherein the at least two counter wound aircoils are connected to three terminals on the SMD former, wherein a single terminal is connected to a common node of both windings with two independent terminals accessing the other winding node.

    摘要翻译： 本发明的一个实施例提供了一种包括表面安装器件（SMD）电感器的装置，所述SMD电感器包括形成在同一SMD形成器上的至少两个反绕绕的电极; 其中所述至少两个计数器缠绕的空心体连接到所述SMD形成器上的三个端子，其中单个端子连接到两个绕组的公共节点，其中两个独立的端子接近另一绕组节点。

    Successive approximation analog-to-digital conversion architectural arrangement for receivers
    6.
    发明授权
    Successive approximation analog-to-digital conversion architectural arrangement for receivers 有权
    用于接收机的连续近似模数转换架构布置

    公开(公告)号：US08736480B1

    公开(公告)日：2014-05-27

    申请号：US13739510

    申请日：2013-01-11

    申请人： Nicholas P. Cowley ,  Isaac Ali ,  Viatcheslav I. Suetinov ,  Keith Pinson

    发明人： Nicholas P. Cowley ,  Isaac Ali ,  Viatcheslav I. Suetinov ,  Keith Pinson

    IPC分类号： H03M1/12

    CPC分类号： H03M1/0626 ,  H03M1/466

    摘要： An apparatus and method of successive approximation analog-to-digital conversion for receivers comprising that during a sample mode, connecting an array of capacitors to a plurality of sampling switches coupled to a plurality of amplified input signals, and during a conversion mode, connecting in common the array of capacitors to a comparator and isolating the array of capacitors from the plurality of sampling switches. Additionally, filtering is done by the summation of samples at phase offsets.

    摘要翻译： 一种用于接收机的逐次逼近模数转换的装置和方法，包括在采样模式期间，将电容器阵列连接到耦合到多个放大输入信号的多个采样开关，并且在转换模式期间，连接到 将电容器阵列与比较器共用，并将电容器阵列与多个采样开关隔离。 另外，通过相位偏移处的样本的求和来进行滤波。

    Successive approximation analog-to-digital conversion with gain control for tuners
    7.
    发明授权
    Successive approximation analog-to-digital conversion with gain control for tuners 有权
    用于调谐器的增益控制的逐次近似模数转换

    公开(公告)号：US08730074B1

    公开(公告)日：2014-05-20

    申请号：US13740472

    申请日：2013-01-14

    申请人： Nicholas P. Cowley ,  Isaac Ali ,  Viatcheslav I. Suetinov ,  Keith Pinson

    发明人： Nicholas P. Cowley ,  Isaac Ali ,  Viatcheslav I. Suetinov ,  Keith Pinson

    IPC分类号： H03M1/00

    CPC分类号： H03M1/183

    摘要： A method and system for implementing a gain control with fine resolution and minimal additional circuitry. The fine digital gain control may be deployed in conjunction with a coarse switched gain at the front end of a sampling receiver. The fine digital gain control mechanism is configured to receive an input signal and moderate gains applied to the received input signal. The output of a low noise amplifier (LNA) is connected to a switched attenuator which provides fine gain stepped gain control. The output of this stage is connected to the switch stage whose output is connected to a charge redistribution successive approximation register digital-to-analog converter (SAR ADC) configured to convert an analog waveform into a digital representation.

    摘要翻译： 一种用于实现具有精细分辨率和最小额外电路的增益控制的方法和系统。 精细的数字增益控制可以结合在采样接收器的前端处的粗略的开关增益来部署。 精细数字增益控制机构被配置为接收输入信号并且适中的增益被施加到所接收的输入信号。 低噪声放大器（LNA）的输出连接到提供精细增益阶梯增益控制的开关衰减器。 该级的输出连接到开关级，其输出端连接到配置为将模拟波形转换为数字表示的电荷再分配逐次逼近寄存器数模转换器（SAR ADC）。

    Methods and arrangements for high-speed analog-to-digital conversion
    8.
    发明授权
    Methods and arrangements for high-speed analog-to-digital conversion 有权
    高速模数转换的方法和布置

    公开(公告)号：US08754800B2

    公开(公告)日：2014-06-17

    申请号：US13631949

    申请日：2012-09-29

    申请人： Nicholas P. Cowley ,  Isaac Ali ,  Keith Pinson ,  Viatcheslav I. Suetinov

    发明人： Nicholas P. Cowley ,  Isaac Ali ,  Keith Pinson ,  Viatcheslav I. Suetinov

    IPC分类号： H03M1/12

    CPC分类号： H03M1/12 ,  H03M1/183 ,  H03M1/38 ,  H03M1/70 ,  H04N5/243

    摘要： Logic such as hardware and/or code for high-speed analog-to-digital conversion of a signal. Logic may receive an analog signal as an input to a sampling receiver. The sampling receiver may implement a successive approximation register (SAR), analog-to-digital converter (ADC) to produce the digital output. Logic may re-task a comparator of the SAR ADC during a sampling mode to generate a digital comparator output that represents a comparison of a voltage of the charge on a capacitance of the DAC against a threshold reference voltage. The digital comparator output may be applied to the input of automatic gain control (AGC) logic. The AGC logic may receive the digital comparator signal which is representative of one sample of a multiple sample, sample cycle, allowing the AGC logic to generate a gain control signal that is responsive to both total composite average and peak amplitudes.

    摘要翻译： 诸如用于信号的高速模数转换的硬件和/或代码的逻辑。 逻辑可以接收模拟信号作为采样接收机的输入。 采样接收器可以实现逐次逼近寄存器（SAR），模拟 - 数字转换器（ADC）以产生数字输出。 逻辑可以在采样模式下重新选择SAR ADC的比较器，以产生数字比较器输出，该数字比较器输出表示DAC电容上的电荷电压与阈值参考电压的比较。 数字比较器输出可以应用于自动增益控制（AGC）逻辑的输入。 AGC逻辑可以接收数字比较器信号，该数字比较器信号代表多个样本，采样周期的一个样本，允许AGC逻辑产生响应于总复合平均值和峰值幅度的增益控制信号。

    METHODS AND ARRANGEMENTS FOR HIGH-SPEED ANALOG-TO-DIGITAL CONVERSION
    9.
    发明申请
    METHODS AND ARRANGEMENTS FOR HIGH-SPEED ANALOG-TO-DIGITAL CONVERSION 有权
    高速模拟数字转换的方法和安排

    公开(公告)号：US20140091960A1

    公开(公告)日：2014-04-03

    申请号：US13631949

    申请日：2012-09-29

    申请人： Nicholas P. Cowley ,  Isaac Ali ,  Keith Pinson ,  Viatcheslav I. Suetinov

    发明人： Nicholas P. Cowley ,  Isaac Ali ,  Keith Pinson ,  Viatcheslav I. Suetinov

    IPC分类号： H03M1/18

    CPC分类号： H03M1/12 ,  H03M1/183 ,  H03M1/38 ,  H03M1/70 ,  H04N5/243

    摘要： Logic such as hardware and/or code for high-speed analog-to-digital conversion of a signal. Logic may receive an analog signal as an input to a sampling receiver. The sampling receiver may implement a successive approximation register (SAR), analog-to-digital converter (ADC) to produce the digital output. Logic may re-task a comparator of the SAR ADC during a sampling mode to generate a digital comparator output that represents a comparison of a voltage of the charge on a capacitance of the DAC against a threshold reference voltage. The digital comparator output may be applied to the input of automatic gain control (AGC) logic. The AGC logic may receive the digital comparator signal which is representative of one sample of a multiple sample, sample cycle, allowing the AGC logic to generate a gain control signal that is responsive to both total composite average and peak amplitudes.

    摘要翻译： 诸如用于信号的高速模数转换的硬件和/或代码的逻辑。 逻辑可以接收模拟信号作为采样接收机的输入。 采样接收器可以实现逐次逼近寄存器（SAR），模拟 - 数字转换器（ADC）以产生数字输出。 逻辑可以在采样模式下重新选择SAR ADC的比较器，以产生数字比较器输出，该数字比较器输出表示DAC电容上的电荷电压与阈值参考电压的比较。 数字比较器输出可以应用于自动增益控制（AGC）逻辑的输入。 AGC逻辑可以接收数字比较器信号，该数字比较器信号代表多个样本，采样周期的一个样本，允许AGC逻辑产生响应于总复合平均值和峰值幅度的增益控制信号。

    Alignment of channel filters for multiple-tuner apparatuses
    10.
    发明授权
    Alignment of channel filters for multiple-tuner apparatuses 有权
    多调谐器设备的通道滤波器对齐

    公开(公告)号：US08335279B2

    公开(公告)日：2012-12-18

    申请号：US12460811

    申请日：2009-07-24

    申请人： Nicholas P. Cowley ,  Keith Pinson ,  Isaac Ali

    发明人： Nicholas P. Cowley ,  Keith Pinson ,  Isaac Ali

    IPC分类号： H04L27/00 ,  H04K9/00

    CPC分类号： H04B17/11

    摘要： Apparatuses, systems, and methods that align channel filters for dual tuners are disclosed. An embodiment may comprise an IC having two tuners. Each tuner may have a low-noise amplifier, a mixer with a local oscillator, and channel filter. To perform a channel filter alignment, a bandwidth controller may cross-couple the local oscillator of each tuner to the input of the mixer of the opposite tuner. The bandwidth controller may adjust the frequencies of the local oscillators to produce different configuration tone frequencies at the outputs of the mixers, which are inputs to the channel filters. The bandwidth controller may then determine an amplitude difference between two separate measurements of a channel filter output and, based on a comparison of the measurements with predicted values, increment or decrement the filter bandwidth for each tuner and store parameters for the channel filters which create the largest signal amplitudes.

    摘要翻译： 公开了用于对准双调谐器的信道滤波器的装置，系统和方法。 实施例可以包括具有两个调谐器的IC。 每个调谐器可以具有低噪声放大器，具有本地振荡器的混频器和信道滤波器。 为了执行信道滤波器对准，带宽控制器可以将每个调谐器的本地振荡器交叉到相对调谐器的混频器的输入端。 带宽控制器可以调整本地振荡器的频率，以在混频器的输出端产生不同的配置音频率，这些是频道滤波器的输入。 然后，带宽控制器可以确定信道滤波器输出的两个单独测量之间的幅度差，并且基于测量与预测值的比较，增加或减少每个调谐器的滤波器带宽，并存储用于创建 最大信号幅度。