Level shifter
    1.
    发明授权
    Level shifter 有权
    电平移位器

    公开(公告)号:US09356584B2

    公开(公告)日:2016-05-31

    申请号:US14554047

    申请日:2014-11-26

    Inventor: Hsiang-Chi Li

    CPC classification number: H03K3/356104 H03K19/018521 H03K19/018528

    Abstract: A level shifter for high-speed level shifting includes a first P-channel transistor, comprising a gate coupled to a drain, and a source coupled to a system voltage; a second P-channel transistor, comprising a gate coupled to the gate of the first P-channel transistor, and a source coupled to the system voltage; a first N-channel transistor, comprising a drain coupled to the drain of the first P-channel transistor, and a source coupled to a ground level; and a second N-channel transistor, comprising a drain coupled to a drain of the second P-channel transistor, and a source coupled to the ground level; wherein the first N-channel transistor and the second N-channel transistor are low-threshold-voltage transistors or native transistors.

    Abstract translation: 用于高速电平移位的电平移位器包括第一P沟道晶体管,包括耦合到漏极的栅极和耦合到系统电压的源极; 第二P沟道晶体管,包括耦合到第一P沟道晶体管的栅极的栅极和耦合到系统电压的源极; 第一N沟道晶体管,包括耦合到第一P沟道晶体管的漏极的漏极和耦合到地电平的源极; 以及第二N沟道晶体管,包括耦合到所述第二P沟道晶体管的漏极的漏极和耦合到所述地电平的源极; 其中所述第一N沟道晶体管和所述第二N沟道晶体管是低阈值电压晶体管或天线晶体管。

    Level Shifter
    2.
    发明申请
    Level Shifter 有权
    水平移位器

    公开(公告)号:US20160056802A1

    公开(公告)日:2016-02-25

    申请号:US14554047

    申请日:2014-11-26

    Inventor: Hsiang-Chi Li

    CPC classification number: H03K3/356104 H03K19/018521 H03K19/018528

    Abstract: A level shifter for high-speed level shifting includes a first P-channel transistor, comprising a gate coupled to a drain, and a source coupled to a system voltage; a second P-channel transistor, comprising a gate coupled to the gate of the first P-channel transistor, and a source coupled to the system voltage; a first N-channel transistor, comprising a drain coupled to the drain of the first P-channel transistor, and a source coupled to a ground level; and a second N-channel transistor, comprising a drain coupled to a drain of the second P-channel transistor, and a source coupled to the ground level; wherein the first N-channel transistor and the second N-channel transistor are low-threshold-voltage transistors or native transistors.

    Abstract translation: 用于高速电平移位的电平移位器包括第一P沟道晶体管,包括耦合到漏极的栅极和耦合到系统电压的源极; 第二P沟道晶体管,包括耦合到第一P沟道晶体管的栅极的栅极和耦合到系统电压的源极; 第一N沟道晶体管,包括耦合到第一P沟道晶体管的漏极的漏极和耦合到地电平的源极; 以及第二N沟道晶体管,包括耦合到所述第二P沟道晶体管的漏极的漏极和耦合到所述地电平的源极; 其中所述第一N沟道晶体管和所述第二N沟道晶体管是低阈值电压晶体管或天线晶体管。

    Dual mode serial transmission apparatus and method for switching mode thereof
    3.
    发明授权
    Dual mode serial transmission apparatus and method for switching mode thereof 有权
    双模串行传输装置及其切换方式

    公开(公告)号:US09515699B2

    公开(公告)日:2016-12-06

    申请号:US14723449

    申请日:2015-05-27

    CPC classification number: H04B3/32 H04B3/21 H04B3/23

    Abstract: A dual mode serial transmission apparatus and method for switching a mode thereof are provided. The dual mode serial transmission apparatus includes a first and second current sources, a first and second inverting circuits, a differential pair and a resistor string. The first inverting circuit receives a mode selecting signal or a first data transmission signal, the second inverting circuit receives the mode selecting signal or a second data transmission signal. First and second load terminals of the differential pair are respectively coupled to the first and second inverting circuits. A common terminal of the differential pair is coupled to the second current source. First and second differential input terminals receive the mode selecting signal or respectively receive the first and second data transmission signals. The resistor string is coupled in series between output terminals of the first and second inverting circuits.

    Abstract translation: 提供了一种用于切换其模式的双模串行传输装置和方法。 双模串行传输装置包括第一和第二电流源,第一和第二反相电路,差分对和电阻串。 第一反相电路接收模式选择信号或第一数据传输信号,第二反相电路接收模式选择信号或第二数据传输信号。 差分对的第一和第二负载端子分别耦合到第一和第二反相电路。 差分对的公共端耦合到第二电流源。 第一和第二差分输入端子接收模式选择信号或分别接收第一和第二数据传输信号。 电阻串串联在第一和第二反相电路的输出端之间。

    DUAL MODE SERIAL TRANSMISSION APPARATUS AND METHOD FOR SWITCHING MODE THEREOF
    4.
    发明申请
    DUAL MODE SERIAL TRANSMISSION APPARATUS AND METHOD FOR SWITCHING MODE THEREOF 有权
    双模式串行传输装置及其切换方式

    公开(公告)号:US20160226557A1

    公开(公告)日:2016-08-04

    申请号:US14723449

    申请日:2015-05-27

    CPC classification number: H04B3/32 H04B3/21 H04B3/23

    Abstract: A dual mode serial transmission apparatus and method for switching a mode thereof are provided. The dual mode serial transmission apparatus includes a first and second current sources, a first and second inverting circuits, a differential pair and a resistor string. The first inverting circuit receives a mode selecting signal or a first data transmission signal, the second inverting circuit receives the mode selecting signal or a second data transmission signal. First and second load terminals of the differential pair are respectively coupled to the first and second inverting circuits. A common terminal of the differential pair is coupled to the second current source. First and second differential input terminals receive the mode selecting signal or respectively receive the first and second data transmission signals. The resistor string is coupled in series between output terminals of the first and second inverting circuits.

    Abstract translation: 提供了一种用于切换其模式的双模串行传输装置和方法。 双模串行传输装置包括第一和第二电流源,第一和第二反相电路,差分对和电阻串。 第一反相电路接收模式选择信号或第一数据传输信号,第二反相电路接收模式选择信号或第二数据传输信号。 差分对的第一和第二负载端子分别耦合到第一和第二反相电路。 差分对的公共端耦合到第二电流源。 第一和第二差分输入端子接收模式选择信号或分别接收第一和第二数据传输信号。 电阻串串联在第一和第二反相电路的输出端之间。

    PRE-DRIVER AND DIFFERENTIAL SIGNAL TRANSMITTER USING THE SAME
    5.
    发明申请
    PRE-DRIVER AND DIFFERENTIAL SIGNAL TRANSMITTER USING THE SAME 审中-公开
    使用它的预驱动器和差分信号发送器

    公开(公告)号:US20130335117A1

    公开(公告)日:2013-12-19

    申请号:US13666983

    申请日:2012-11-02

    Inventor: Hsiang-Chi Li

    CPC classification number: H03K19/017509

    Abstract: A pre-driver and a differential signal transmitter using the same are provided. The pre-driver includes a latch circuit and a driver buffer. The latch circuit includes latch units, first inverters, and second inverters. The latch units are coupled in series between a pair of differential input terminals and a pair of differential latch terminals, receive a pair of differential input signals through the pair of differential input terminals, and latch the pair of differential input signals according to a clock signal to provide a pair of differential latch signals through the pair of differential latch terminals. The first and second inverters are respectively coupled in series between the pair of differential latch terminals and a pair of differential output terminals. The driver buffer is coupled to the pair of differential output terminals to receive a pair of differential output signals, and accordingly provides a pair of differential pre-driver output signals.

    Abstract translation: 提供使用其的预驱动器和差分信号发送器。 预驱动器包括锁存电路和驱动器缓冲器。 锁存电路包括锁存单元,第一反相器和第二反相器。 闩锁单元串联耦合在一对差分输入端子和一对差分锁存端子之间,通过一对差分输入端子接收一对差分输入信号,并根据时钟信号锁存一对差分输入信号 以通过该对差分锁存端子提供一对差分锁存信号。 第一和第二反相器分别串联在一对差分锁存端子和一对差分输出端子之间。 驱动器缓冲器耦合到该对差分输出端子以接收一对差分输出信号,并因此提供一对差分预驱动器输出信号。

Patent Agency Ranking