-
公开(公告)号：US07760821B2
公开(公告)日：2010-07-20
申请号：US11558949
申请日：2006-11-13
申请人： Giovanni Cherubini , Evangelos S. Eleftheriou , Robert Allen Hutchins , Glen Alan Jaquette , Sedat Oelcer
发明人： Giovanni Cherubini , Evangelos S. Eleftheriou , Robert Allen Hutchins , Glen Alan Jaquette , Sedat Oelcer
IPC分类号： H04L27/06
CPC分类号： G11B20/10009 , G11B20/10046 , G11B20/10212 , H04B1/7085 , H04J2013/0037 , H04L25/0212 , H04L25/03038
摘要： Methods, apparatus and computer programs are provided for multiplication-free identification of the impulse response of an oversampled data channel. An input comprising a pseudo-random binary sequence of L symbols is supplied to the channel at a symbol rate of 1/T. A channel output is produced by sampling a channel output signal corresponding to the input with a sampling interval TS=(q/p)T, where q and p are relative prime integers with q
摘要翻译： 提供了方法，装置和计算机程序，用于对过采样数据信道的脉冲响应进行无乘法识别。 将包含L个符号的伪随机二进制序列的输入以符号率1 / T提供给信道。 通过以采样间隔TS =（q / p）T对与输入相对应的信道输出信号进行采样来产生信道输出，其中q和p是具有q
-
2.发明授权Using at least one servo channel to provide timing recovery and timing information to data channels 失效使用至少一个伺服通道来向数据通道提供定时恢复和定时信息公开(公告)号：US07433142B2
公开(公告)日：2008-10-07
申请号：US11346391
申请日：2006-02-01
申请人： Nhan Xuan Bui , Giovanni Cherubini , Evangelos S. Eleftheriou , Robert Allen Hutchins , Glen Alan Jaquette , Jens Jelitto , Sedat Oelcer , Mark A. Taylor
发明人： Nhan Xuan Bui , Giovanni Cherubini , Evangelos S. Eleftheriou , Robert Allen Hutchins , Glen Alan Jaquette , Jens Jelitto , Sedat Oelcer , Mark A. Taylor
IPC分类号： G11B5/09
CPC分类号： G11B27/36 , G11B20/10037 , G11B20/10046 , G11B20/10055 , G11B20/10212 , G11B20/10259 , G11B20/1403 , G11B20/1876 , G11B27/10 , G11B2020/10592 , G11B2220/90 , G11B2220/95
摘要： Provided is a read channel, storage drive, and method to process signals read from a storage medium. At least one data channel including an interpolator and equalizer and a servo channel includes an interpolator. A timing recovery function processes a timing error from the interpolator in the servo channel to calculate interpolation timing information used by the interpolator to interpolate a servo channel signal. A path is coupled to the timing recovery function and the interpolator in the at least one data channel to communicate the interpolation timing information to the interpolator in the at least one data channel. The interpolator in the at least one data channel is configured to use the interpolation timing information to interpolate an asynchronous data channel signal.
摘要翻译： 提供了一种用于处理从存储介质读取的信号的读通道，存储驱动器和方法。 包括内插器和均衡器和伺服信道的至少一个数据信道包括内插器。 定时恢复功能处理来自伺服信道中的内插器的定时误差，以计算内插器使用的内插定时信息来内插伺服信道信号。 路径耦合到至少一个数据信道中的定时恢复功能和内插器，以将内插定时信息传送到至少一个数据信道中的内插器。 所述至少一个数据信道中的内插器被配置为使用内插定时信息来内插异步数据信道信号。
-
公开(公告)号：US20080137722A1
公开(公告)日：2008-06-12
申请号：US11558949
申请日：2006-11-13
申请人： Giovanni Cherubini , Evangelos S. Eleftheriou , Robert Allen Hutchins , Glen Alan Jaquette , Sedat Oelcer
发明人： Giovanni Cherubini , Evangelos S. Eleftheriou , Robert Allen Hutchins , Glen Alan Jaquette , Sedat Oelcer
CPC分类号： G11B20/10009 , G11B20/10046 , G11B20/10212 , H04B1/7085 , H04J2013/0037 , H04L25/0212 , H04L25/03038
摘要： Methods, apparatus and computer programs are provided for multiplication-free identification of the impulse response of an oversampled data channel. An input comprising a pseudo-random binary sequence of L symbols is supplied to the channel at a symbol rate of 1/T. A channel output is produced by sampling a channel output signal corresponding to the input with a sampling interval TS=(q/p)T, where q and p are relative prime integers with q
摘要翻译： 提供了方法，装置和计算机程序，用于对过采样数据信道的脉冲响应进行无乘法识别。 将包含L个符号的伪随机二进制序列的输入以符号率1 / T提供给信道。 通过以采样间隔T S（q / p）T对与输入相对应的信道输出信号进行采样来产生信道输出，其中q和p是具有q
-
公开(公告)号：US07271971B2
公开(公告)日：2007-09-18
申请号：US11003283
申请日：2004-12-03
IPC分类号： G11B5/035
摘要： A read channel equalizer of a magnetic tape drive which equalizes digitally sampled magnetic signals detected by a read head is dynamically adapted. A detector of equalizer dynamic adaptation logic compares equalizer output signals to desired values that are based on the decoding scheme (such as +2, 0 and −2 for PR4) to sense equalizer output signals that are offset from at least one desired value, and signals the fact of each offset and its polarity as amplitude independent error signals. The signaled sensed amplitude independent error signals are fed back to adjustable taps of the equalizer. The simplified error signals thus avoid complex calculations of waveform errors, such as least mean square calculations. The error signals may be weighted and may be adjusted to align synchronously provided error signals with asynchronous taps of the equalizer.
摘要翻译： 磁头驱动器的读取通道均衡器，其均衡由读取头检测到的数字采样磁信号。 均衡器动态适配逻辑的检测器将均衡器输出信号与基于解码方案（例如PR4的+2,0和-2）的期望值进行比较，以感测与至少一个期望值偏移的均衡器输出信号，以及 将每个偏移及其极性的事实表示为与振幅无关的误差信号。 信号感知的与振幅无关的误差信号反馈到均衡器的可调节抽头。 因此，简化的误差信号避免了波形误差的复杂计算，例如最小均方根计算。 误差信号可以被加权并且可以被调整以使同步提供的误差信号与均衡器的异步抽头对齐。
-
公开(公告)号：US07106533B2
公开(公告)日：2006-09-12
申请号：US10966531
申请日：2004-10-15
申请人： Evangelos S. Eleftheriou , Ernest Stewart Gale , Robert Allen Hutchins , Glen Alan Jaquette , Sedat Oelcer
发明人： Evangelos S. Eleftheriou , Ernest Stewart Gale , Robert Allen Hutchins , Glen Alan Jaquette , Sedat Oelcer
IPC分类号： G11B20/10
CPC分类号： H03M1/1042 , G11B20/10 , G11B2220/90
摘要： An apparatus, system, and method are disclosed for mitigating signal asymmetry. An analog to digital converter samples an analog signal from a read head and converts the sample to a digital input signal. The digital input signal addresses a look-up module, and the look-up module outputs a modified digital signal. The modified digital signal value is a specified function of the digital input signal value, wherein the specified function is configured to mitigate the asymmetry of the digital input signal. The modified digital signal value may be periodically recalculated to adjust for read head wear.
摘要翻译： 公开了一种减轻信号不对称性的装置，系统和方法。 模数转换器从读取头采样模拟信号，并将样本转换为数字输入信号。 数字输入信号寻址查找模块，查找模块输出修改后的数字信号。 修改的数字信号值是数字输入信号值的指定函数，其中指定的功能被配置为减轻数字输入信号的不对称性。 可以周期性地重新计算修改的数字信号值以调整读头磨损。
-
公开(公告)号：US07359135B2
公开(公告)日：2008-04-15
申请号：US11733934
申请日：2007-04-11
IPC分类号： G11B5/35
摘要： A read channel equalizer of a magnetic tape drive which equalizes digitally sampled magnetic signals detected by a read head is dynamically adapted. A detector of equalizer dynamic adaptation logic compares equalizer output signals to desired values that are based on the decoding scheme (such as +2, 0 and −2 for PR4) to sense equalizer output signals that are offset from at least one desired value, and signals the fact of each offset and it polarity as amplitude independent error signals. The signaled sensed amplitude independent error signals are fed back to adjustable taps of the equalizer. The simplified error signals thus avoid complex calculations of waveform errors, such as least mean square calculations. The error signals may be weighted and may be adjusted to align synchronously provided error signals with asynchronous taps of the equalizer.
摘要翻译： 磁头驱动器的读取通道均衡器，其均衡由读取头检测到的数字采样磁信号。 均衡器动态适配逻辑的检测器将均衡器输出信号与基于解码方案（例如PR4的+2,0和-2）的期望值进行比较，以感测与至少一个期望值偏移的均衡器输出信号，以及 将每个偏移的事实表示为与振幅无关的误差信号。 信号感知的与振幅无关的误差信号反馈到均衡器的可调节抽头。 因此，简化的误差信号避免了波形误差的复杂计算，例如最小均方根计算。 误差信号可以被加权并且可以被调整以使同步提供的误差信号与均衡器的异步抽头对齐。
-
7.发明授权Magnetic tape read channel signal values developed employing intermediate bits of the path memory of a PRML Viterbi detector 失效使用PRML维特比检测器的路径存储器的中间位开发的磁带读取通道信号值公开(公告)号：US07573665B2
公开(公告)日：2009-08-11
申请号：US12143385
申请日：2008-06-20
IPC分类号： G11B5/09
CPC分类号： G11B20/10009 , G11B20/10037 , G11B20/10055 , G11B20/10074 , G11B20/10296 , G11B2220/90
摘要： Magnetic tape read channel signal values are developed employing intermediate bits of the path memory of a PRML Viterbi detector. Identification logic identifies a most likely path memory state of the PRML Viterbi detector from the path metrics of the PRML Viterbi detector. An intermediate bit sequence of the identified most likely path memory state is obtained, the intermediate bit sequence extending from an initiation point of the path memory which is intermediate the output and the input of the PRML Viterbi detector. A sample value is determined which corresponds to the obtained intermediate bit sequence.
摘要翻译： 使用PRML维特比检测器的路径存储器的中间位来开发磁带读取通道信号值。 识别逻辑根据PRML维特比检测器的路径度量来识别PRML维特比检测器的最可能的路径存储状态。 获得所识别的最可能的路径存储器状态的中间比特序列，从位于PRML维特比检测器的输出和输入之间的路径存储器的起始点延伸的中间比特序列。 确定对应于获得的中间位序列的采样值。
-
8.发明授权Magnetic tape read channel signal values developed employing intermediate bits of the path memory of a PRML viterbi detector 失效使用PRML维特比检测器的路径存储器的中间位开发的磁带读取通道信号值公开(公告)号：US07430084B2
公开(公告)日：2008-09-30
申请号：US11003316
申请日：2004-12-03
IPC分类号： G11B5/09
CPC分类号： G11B20/10009 , G11B20/10037 , G11B20/10055 , G11B20/10074 , G11B20/10296 , G11B2220/90
摘要： Magnetic tape read channel signal values are developed employing intermediate bits of the path memory of a PRML Viterbi detector. Identification logic identifies a most likely path memory state of the PRML Viterbi detector from the path metrics of the PRML Viterbi detector. An intermediate bit sequence of the identified most likely path memory state is obtained, the intermediate bit sequence extending from an initiation point of the path memory which is intermediate the output and the input of the PRML Viterbi detector. A sample value is determined which corresponds to the obtained intermediate bit sequence.
摘要翻译： 使用PRML维特比检测器的路径存储器的中间位来开发磁带读取通道信号值。 识别逻辑根据PRML维特比检测器的路径度量来识别PRML维特比检测器的最可能的路径存储状态。 获得所识别的最可能的路径存储器状态的中间比特序列，从位于PRML维特比检测器的输出和输入之间的路径存储器的起始点延伸的中间比特序列。 确定对应于获得的中间位序列的采样值。
-
9.发明授权Methods and systems for delay compensation in global PLL-based timing recovery loops 有权全球基于PLL的定时恢复循环中延迟补偿的方法和系统公开(公告)号：US07885030B2
公开(公告)日：2011-02-08
申请号：US12168723
申请日：2008-07-07
IPC分类号： G11B5/035
CPC分类号： H03L7/07 , G11B20/10009 , G11B20/10222 , G11B20/10425 , G11B20/1403 , G11B2220/90 , H03L7/085 , H03L7/22
摘要： A system in one embodiment includes a global PLL circuit comprising multiple inputs, each input being for receiving an error signal associated with an individual channel; and a delay compensation circuit coupled to the global PLL circuit. A method in one embodiment includes receiving multiple error signals, each error signal being associated with an individual channel; applying one or more delay compensation signals to the error signals; and outputting phase error output signals for each of the channels.
摘要翻译： 一个实施例中的系统包括包括多个输入的全局PLL电路，每个输入用于接收与单个信道相关联的错误信号; 以及耦合到全局PLL电路的延迟补偿电路。 一个实施例中的方法包括接收多个误差信号，每个误差信号与单个信道相关联; 对误差信号施加一个或多个延迟补偿信号; 并输出每个通道的相位误差输出信号。
-
10.发明申请System, method, and computer program product for characterizing media associated with data storage channels 有权用于表征与数据存储通道相关联的介质的系统，方法和计算机程序产品公开(公告)号：US20100172047A1
公开(公告)日：2010-07-08
申请号：US12350108
申请日：2009-01-07
CPC分类号： G11B20/10009 , G11B20/10055 , G11B20/10175 , G11B20/10222 , G11B2220/90
摘要： A system in one embodiment includes multiple analog inputs for receiving readback signals, an analog to digital converter coupled to each of the analog inputs for converting the readback signals to digital signals, a buffer coupled to outputs of the analog to digital converters for at least temporarily storing the digital signals, and a digital processing section also coupled to outputs of the analog to digital converters for processing the digital signals for reconstructing data therefrom. A method in one embodiment includes receiving multiple channels of analog readback signals from a magnetic head, converting the analog signals in each channel to digital signals, buffering the digital signals, and outputting the buffered digital signals. A method in another embodiment includes receiving a readback waveform from a magnetic storage device, reducing a frequency offset of the readback waveform, and generating a synchronized, oversampled waveform from the readback waveform.
摘要翻译： 一个实施例中的系统包括用于接收回读信号的多个模拟输入，耦合到每个模拟输入的模数转换器，用于将回读信号转换成数字信号;耦合到模数转换器的输出的缓冲器，用于至少暂时地 存储数字信号，以及数字处理部分，其耦合到模数转换器的输出端，用于处理数字信号以从其重构数据。 一个实施例中的方法包括从磁头接收多个通道的模拟回读信号，将每个通道中的模拟信号转换成数字信号，缓冲数字信号，并输出缓冲的数字信号。 另一实施例中的方法包括从磁存储设备接收回读波形，减少回读波形的频率偏移，以及从回读波形生成同步的过采样波形。
-
-
-
-
-
-
-
-
-
搜索结果
201 条记录 (耗时 0.03 秒)
