公开(公告)号：US11809740B1

公开(公告)日：2023-11-07

申请号：US17663847

申请日：2022-05-18

Applicant: STMicroelectronics S.r.l.

Inventor： Walter Girardi

IPC: G11C29/04 ,  G11C29/14 ,  G11C29/56 ,  G06F13/00 ,  G06F3/06 ,  G11C7/10 ,  G11C29/00

CPC classification number: G06F3/0655 ,  G06F3/0671 ,  G11C7/1036 ,  G11C29/00

Abstract: A circuit for reading or writing a RAM includes a shift register coupled to the RAM, a test data input, and a test data output. The circuit further includes a control circuit configured to generate a pulse every N clock cycles, each pulse triggering a RAM access operation transferring data between the shift register and the RAM, N being equal to a data width of the RAM divided by a parallel factor, the parallel factor being a number of pins in either the test data input or the test data output configured for parallel data loading.

公开(公告)号：US11637683B2

公开(公告)日：2023-04-25

申请号：US17335336

申请日：2021-06-01

Applicant: STMicroelectronics S.r.l.

Inventor： Carmelo Burgio ,  Walter Girardi ,  Sergio Lecce

IPC: H04L1/00 ,  H04L7/04 ,  H04L7/00

Abstract: An input signal arranged in frames is received. The frames include a cyclic redundancy check (CRC) field including a number of bits having bit edges. A timing signal is generated to include adjustable duration waveforms at one of a first duration value and a second duration value. A CRC check determines the occurrence, over the duration, of a number of waveforms of the timing signal having their duration adjusted to one of the first duration value and the second duration value which corresponds to the number of bits. A check signal is produced having a pass/fail value. If pass, the duration of the waveforms in the timing signal is maintained adjusted to the one of the first duration value and the second duration value. If fail, the duration of the waveforms in the timing signal is re-adjusted to the other of the first duration value and the second duration value.