COMPENSATION DRIVING FOR LONG HORIZONTAL BLANK

    公开(公告)号:US20210350763A1

    公开(公告)日:2021-11-11

    申请号:US16871979

    申请日:2020-05-11

    Abstract: One or more embodiments are directed to compensating for a long horizontal blank (LHB) period. Using a first display data value, a compensation amount is determined from a mapping between display data and compensation amounts. The first display data value is for a display row after an LHB period in a display frame of a display panel. A second display data value is adjusted with the compensation amount to obtain revised display data value. The revised display data value is outputted for the display panel.

    TECHNOLOGIES FOR MOUNTING DISPLAY DRIVER INTEGRATED CIRCUIT CHIPS ON DISPLAY PANELS

    公开(公告)号:US20220338353A1

    公开(公告)日:2022-10-20

    申请号:US17853854

    申请日:2022-06-29

    Abstract: A display panel includes a plastic substrate and a first inner lead bonding (ILB) electrode on the plastic substrate. The first ILB electrode includes a first bonding segment, a second bonding segment, and a first connection segment. The first bonding segment is extended in a first direction oblique to a vertical direction of the display panel. The first connection segment is configured to provide an electrical connection between the first bonding segment and the second bonding segment. The first ILB electrode is configured to be bonded to an integrated circuit chip using one of the first bonding segment or the second bonding segment.

    TECHNOLOGIES FOR MOUNTING DISPLAY DRIVER INTEGRATED CIRCUIT CHIPS ON DISPLAY PANELS

    公开(公告)号:US20220272844A1

    公开(公告)日:2022-08-25

    申请号:US17180577

    申请日:2021-02-19

    Abstract: A display panel includes a plastic substrate and a first inner lead bonding (ILB) electrode on the plastic substrate. The first ILB electrode includes a first bonding segment, a second bonding segment, and a first connection segment. The first bonding segment is extended in a first direction oblique to a vertical direction of the display panel. The first connection segment is configured to provide an electrical connection between the first bonding segment and the second bonding segment. The first bonding segment is configured to be bonded to a first display driver integrated circuit (DDIC) chip, and the second bonding segment is configured to be bonded to a second DDIC chip configured differently from the first DDIC chip.

    Device and method for controlling a display panel

    公开(公告)号:US11238779B1

    公开(公告)日:2022-02-01

    申请号:US17096819

    申请日:2020-11-12

    Abstract: A display driver includes internal oscillator circuitry, timing controller circuitry, and panel interface circuitry. The internal oscillator circuitry is disposed internal to the display driver and configured to generate an internal oscillation signal. The timing controller circuitry is configured to generate a resultant sync signal using an external sync input received from an entity external to the display driver during a first period of a frame period. The timing controller circuitry is further configured to generate the resultant sync signal using the internal oscillation signal during a second period of the frame period, the second period following the first period. The panel interface circuitry is configured to generate, based on the resultant sync signal, an emission control signal that controls emission scan driver circuitry configured to drive a plurality of emission scan lines of a display panel.

    Mitigating artifacts associated with long horizontal blank periods in display panels

    公开(公告)号:US11164511B2

    公开(公告)日:2021-11-02

    申请号:US16836476

    申请日:2020-03-31

    Abstract: A display panel includes a first scan driving circuit, a second scan driving circuit, and a third scan driving circuit. The first scan driving circuit is configured to generate a first gate scan signal to control programming of a first display line in a first horizontal sync period that includes a long horizontal blank (LHB) period. The second scan driving circuit is configured to generate a first dummy gate scan signal to control initialization of a second display line in the LHB period of the first horizontal sync period. The third scan driving circuit is configured to generate a second gate scan signal to control programming of the second display line in a second horizontal sync period that follows the first horizontal sync period.

    MITIGATING ARTIFACTS ASSOCIATED WITH LONG HORIZONTAL BLANK PERIODS IN DISPLAY PANELS

    公开(公告)号:US20210304660A1

    公开(公告)日:2021-09-30

    申请号:US16836476

    申请日:2020-03-31

    Abstract: A display panel includes a first scan driving circuit, a second scan driving circuit, and a third scan driving circuit. The first scan driving circuit is configured to generate a first gate scan signal to control programming of a first display line in a first horizontal sync period that includes a long horizontal blank (LHB) period. The second scan driving circuit is configured to generate a first dummy gate scan signal to control initialization of a second display line in the LHB period of the first horizontal sync period. The third scan driving circuit is configured to generate a second gate scan signal to control programming of the second display line in a second horizontal sync period that follows the first horizontal sync period.

    Semiconductor device and method for driving a display panel

    公开(公告)号:US10943542B2

    公开(公告)日:2021-03-09

    申请号:US16564720

    申请日:2019-09-09

    Abstract: A semiconductor device comprises circuitry and a timing generator. The circuitry is configured to generate an emission control signal that controls light emission of pixels of a display panel such that a first vertical sync period comprises a plurality of control cycles for the light emission of the pixels. The timing generator is configured to, when a length of the first vertical sync period is changed, start a next vertical sync period following the first vertical sync period at timing based on a length of the control cycles.

Patent Agency Ranking