中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

6 records (took 0.015 seconds)

    Integrated circuit and computing device having the same
    2.
    发明授权
    Integrated circuit and computing device having the same 有权

    公开(公告)号：US09983617B2

    公开(公告)日：2018-05-29

    申请号：US15057380

    申请日：2016-03-01

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Je Kook Kim ,  Chan Woo Park ,  Min Shik Seok

    IPC: G06F1/00 ,  G06F1/12 ,  H03K5/15

    CPC classification number: G06F1/12 ,  G06F1/305 ,  H03K5/15013

    Abstract: An integrated circuit configured to detect a variation in a supply voltage using a phase of an input clock signal dependent on the variation in the supply voltage may include a clock delay circuit configured to delay the input clock signal output from a clock generator using each of different delay cell chains and generate a first delay clock signal and a second delay clock signal; and a phase controller configured to control a first phase so that a difference between the first phase and a second phase is 180 degrees, the first phase being a phase of the first delay clock signal, the second phase being a phase of the second delay clock signal.

    Electronic device for controlling IoT device to correspond to state of external electronic device and operation method thereof
    4.
    发明授权
    Electronic device for controlling IoT device to correspond to state of external electronic device and operation method thereof 有权

    公开(公告)号：US10908568B2

    公开(公告)日：2021-02-02

    申请号：US16163397

    申请日：2018-10-17

    Applicant: Samsung Electronics Co., Ltd

    Inventor： Jin Hong Jeong ,  Chan Woo Park

    IPC: G05B15/02 ,  H04L29/08 ,  H04W4/70 ,  G16Y40/35 ,  H04L12/28

    Abstract: An electronic device and an operation method of the electronic device are disclosed. The electronic device includes a communication module, a memory and a processor. The communication module is configured to communicate with a communication relay. The memory is configured to store registration information of at least one IoT device and scenario information associated with operating an operation state of at least one registered IoT device according to information associated with an unregistered external electronic device. The processor is configured to receive the information associated with the unregistered external electronic device via the communication relay. The processor is also configured to select the scenario information corresponding to the information. The processor is also configured to transmit a control command corresponding to the scenario information to at least some IoT devices corresponding to the scenario information among the at least one registered IoT device depending on the scenario information.

    INTEGRATED CIRCUIT AND COMPUTING DEVICE HAVING THE SAME
    5.
    发明申请
    INTEGRATED CIRCUIT AND COMPUTING DEVICE HAVING THE SAME 有权
    集成电路和具有相同功能的计算设备

    公开(公告)号：US20160327975A1

    公开(公告)日：2016-11-10

    申请号：US15057380

    申请日：2016-03-01

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： JE KOOK KIM ,  Chan Woo Park ,  Min Shik Seok

    IPC: G06F1/12 ,  H03K5/15

    CPC classification number: G06F1/12 ,  G06F1/305 ,  H03K5/15013

    Abstract: An integrated circuit configured to detect a variation in a supply voltage using a phase of an input clock signal dependent on the variation in the supply voltage may include a clock delay circuit configured to delay the input clock signal output from a clock generator using each of different delay cell chains and generate a first delay clock signal and a second delay clock signal; and a phase controller configured to control a first phase so that a difference between the first phase and a second phase is 180 degrees, the first phase being a phase of the first delay clock signal, the second phase being a phase of the second delay clock signal.

    Abstract translation: 被配置为使用取决于电源电压的变化的输入时钟信号的相位来检测电源电压的变化的集成电路可以包括时钟延迟电路，其被配置为使用每个不同的时钟发生器来延迟从时钟发生器输出的输入时钟信号 延迟单元链并产生第一延迟时钟信号和第二延迟时钟信号; 以及相位控制器，被配置为控制第一相位，使得第一相位和第二相位之间的差为180度，第一相位为第一延迟时钟信号的相位，第二相位为第二延迟时钟的相位 信号。

    Methods and apparatus for generating clock signals based on duty code and period code
    6.
    发明授权
    Methods and apparatus for generating clock signals based on duty code and period code 有权
    基于代码和周期代码生成时钟信号的方法和装置

    公开(公告)号：US09448580B2

    公开(公告)日：2016-09-20

    申请号：US14154731

    申请日：2014-01-14

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Je Kook Kim ,  Sang Yong Park ,  Chan Woo Park ,  Young Hoon Lee ,  Byeong Ha Park

    IPC: G06F1/04 ,  G06F1/08 ,  H04L7/04 ,  H03K5/156

    CPC classification number: G06F1/04 ,  G06F1/08 ,  H03K5/1565 ,  H04L7/04

    Abstract: A clock signal generating method includes receiving a duty code that represents a duty of a clock signal, and a period code that represents a period of a clock signal, and normalizing the duty code to the period code to output a normalized duty code. The clock signal generating method further includes controlling a rising timing of a clock signal in response to the period code, and controlling a falling timing of the clock signal in response to the normalized duty code to generate a timing-controlled clock signal.

    Abstract translation: 时钟信号产生方法包括：接收表示时钟信号的占空比的占空比代码，以及表示时钟信号的周期的周期代码，并且将占空比规范化为周期代码以输出归一化的占空比代码。 时钟信号产生方法还包括响应于周期代码来控制时钟信号的上升定时，以及响应于归一化的占空比代码来控制时钟信号的下降定时以产生定时控制的时钟信号。

Patent Agency Ranking